





Instruction	BerDet	AL 110 #0	Memto- Reg			Mem	Branch	ALUOp1	AL 11-0
000000 R-	1	0	0	1	0	0	0	1	0
100000 lw	0	1	1	1	1	0	0	0	0
101011 sw	Х	1	Х	0	0	1	0	0	0
000100 beq	Х	0	Х	0	0	0	1	0	1









31		26	25		21	20		16 15	11	10	6	5	(
	LW			REG 1			REG 2		LOAD A	ADDRESS			OFFSET
31		26	25		21	20		16 15	11	10	6	5	(
	SW			REG 1			REG 2		STORE	ADDRESS			OFFSET
31		26	25		21	20		16 15	11	10	6	5	(
	R-TYPE			REG 1			REG 2		DST	SHIFT AMO	JNT	ADD/.	AND/OR/SLT
31		26	25		21	20		16 15	11	10	6	5	c
	BEQ/BNE			REG 1			REG 2		BRANC	H ADDRESS			OFFSET
31		26	25		21	20		16 15	11	10	6	5	c
31	JUMP	26	25		21	20 JUM	р	16 15	11		6 DRES		






## **Multicycle Approach**

- We will be reusing functional units
- Break up the instruction execution in smaller steps
- Each functional unit is used for a specific purpose in one cycle
- Balance the work load
- ALU used to compute address and to increment PC
- Memory used for instruction and data
- At the end of cycle, store results to be used again
  Need additional registers
- Our control signals will not be determined solely by instruction
  - e.g., what should the ALU do for a "subtract" instruction?
- We'll use a finite state machine for control





Operation	n for Each li	nstruction		
LW:	SW:	R-Type:	BR-Type:	JMP-Type:
1. READ INST	1. READ INST	1. READ INST	1. READ INST	1. READ
				INST
2. READ REG 1	2. READ REG 1	2. READ REG 1	2. READ REG 1	2.
READ REG 2	READ REG 2	READ REG 2	READ REG 2	
3. ADD REG 1 + OFFSET	3. ADD REG 1 + OFFSET	3. OPERATE on REG 1 / REG 2	3. SUB REG 2 from REG 1	3.
4. READ MEM	4. WRITE MEM	4.	4.	4.
5. WRITE REG2	5.	5. WRITE DST	5.	5.
				9


### **Review: finite state machines**


#### · Example:

B. 21 A friend would like you to build an "electronic eye" for use as a fake security device. The device consists of three lights lined up in a row, controlled by the outputs Left, Middle, and Right, which, if asserted, indicate that a light should be on. Only one light is on at a time, and the light "moves" from left to right and then from right to left, thus scaring away thieves who believe that the device is monitoring their activity. Draw the graphical representation for the finite state machine used to specify the electronic eye. Note that the rate of the eye's movement will be controlled by the clock speed (which should not be too great) and that there are essentially no inputs.


12

10





# **Five Execution Steps** Instruction Fetch Instruction Decode and Register Fetch Execution, Memory Address Computation, or Branch Completion Memory Access or R-type instruction completion Write-back step **INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!** 14



## Step 1: Instruction Fetch

.


- Use PC to get instruction and put it in the Instruction Register.
- · Increment the PC by 4 and put the result back in the PC.
- . Can be described succinctly using RTL "Register-Transfer Language'

IR = Memory[PC]; PC = PC + 4;

Can we figure out the values of the control signals?

What is the advantage of updating the PC now?

Step 4 (R-type or memory-access) · Loads and stores access memory MDR = Memory[ALUOut]; or Memory[ALUOut] = B; R-type instructions finish Reg[IR[15-11]] = ALUOut; The write actually takes place at the end of the cycle on the edge



Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps			
Instruction fetch	IR=Memory[PC] PC=PC+4						
Instruction decode/register fetch	A = Reg [IR[25:21]] B = Reg [IR[20:16]] ALUOut = PC + (sign-extend (IR[15:0]) << 2)						
Execution, address computation, branch/ jump.completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A ==B) then PC = ALUOut	PC = PC [31-28] (IR[25-0]<<2)			
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B					
Memory read completion		Load: Reg[IR[20-16]] = MDR					