


HVDC-Learn: Modular Education & Workforce Training in High Voltage Direct Current Electric Transmission Application

Topic 3d

Modular multilevel converter as HVDC converter interface and its control

Led by Leon M. Tolbert, The University of Tennessee



3.d. Modular multilevel converter as HVDC converter interface and its control

Primary Author	Leon Tolbert, The University of Tennessee
Email Address:	tolbert@utk.edu
Co-authors:	Shiyuan Fan, Xiaojie Shi, Yunting Liu, and Yalong Li contributed to the figures and text for this module.
Last Update:	April 30, 2025
Prerequisite Competencies:	<ol style="list-style-type: none">1. VSC-HVDC converter station technologies – Module 2b2. Power electronics 101: fundamentals of switching power converters – Module 3b3. Operation of thyristors and IGBTs in converters – Module 3c
Module Objectives:	<ol style="list-style-type: none">1. Understand the advantages and disadvantages of using multilevel converters for VSC-based HVDC interfaces.2. Know the fundamental operating principals of individual levels/modules in a MMC and overall converter.3. Identify some of the common PWM techniques to control a MMC.4. Demonstrate knowledge of the process to determine module number, submodule capacitance, and arm inductance in an MMC.5. Understand the need for submodule voltage balancing, circulating current suppression, and startup schemes in MMCs.

Abstract

This section explores the design of modular multilevel converters (MMC), which are critical in HVDC systems for handling high voltage levels using low-voltage power electronic devices like Insulated Gate Bipolar Transistors (IGBTs). Topics include the structure and operation of MMCs, submodule functions, equivalent circuit derivation, and operation principles. Various modulation methods are covered, such as nearest level control and different pulse width modulation (PWM) techniques. The section also addresses design challenges such as submodule capacitance and arm inductance requirements, capacitor balancing, circulating current control, and startup scheme.

Table of Contents

Executive Summary	Error! Bookmark not defined.
1 Introduction	1
2 Operating Principle of MMC	2
2.1 Circuit Configuration	2
2.2 Equivalent Circuit.....	4
2.3 Modulation Methods	5
2.3.1 Fundamental Frequency Switching Methods.....	6
2.3.2 Carrier-based PWM Techniques	9
3 Components Design of MMC	15
3.1 SM Number	15
3.2 SM Capacitance.....	15
3.3 Arm Inductance	16
4 Control of MMC.....	18
4.1 SM Voltage Balancing Control	18
4.1.1 Closed-loop SM Balancing Methods	19
4.1.2 Open-loop Self-balancing Methods	21
4.2 Circulating Current Suppression	22
4.3 Startup Scheme of MMC.....	25
4.3.1 Startup with External DC Source.....	25
4.3.2 Passive Startup with DC-Link Voltage and Inrush Current Limiter.....	25
4.3.3 Analyses of Uncontrolled Pre-charge Process	26
4.3.4 Active Startup with Charging Current Control	27
5 Advantages and Disadvantages of MMC in HVDC	29
5.1 Advantages	29
5.2 Disadvantages.....	30
6 Summery	30
Glossary	34
References	35
Bibliography (optional).....	46

To update this list, click on the list and press the F9 key. You can also right-click on the list and select Update Field. A dialogue box will prompt you to update the page numbers only or update the entire table. Delete these instructions when you are done with them.

List of Figures

Figure 1. (a) Circuit configuration of a MMC with (b) half-bridge cell, (c) full-bridge cell, and (d) clamp-double cell.	2
Figure 2. States and current paths of a SM in the MMC converter, (a) Startup or fault protection state: Both IGBTs are switched off, (b) Insert state: IGBT1 is switched on, IGBT2 is switched off, (c) Bypass state: IGBT1 is switched off, IGBT2 is switched on.	3
Figure 3. Single phase equivalent circuit of the MMC.	4
Figure 4. Classification of multilevel converter modulation strategies.	6
Figure 5. Waveform synthesis using NLM.	6
Figure 6. Output 11-level phase voltage waveform of an MMC with 5 SMs in one arm ($N=5$).	7
Figure 7. Modulation signals and their line–line output voltage with three major conventional carrier-based PWM techniques at unity modulation index and 2-kHz carrier frequency: (a) SPWM; (b) THPWM; and (c) SVM.	9
Figure 8. Carrier waves for CLS-PWM: (a) PD, (b) POD, (c) APOD.	10
Figure 9. Four cells in series connection with $360^\circ/N$ phase displacement in the carriers: (a) modulation waves and PWM signal for switches of the first SM, (b) simulation waveform of the output phase voltage.	11
Figure 10. Four cells in series connection with $180^\circ/N$ phase displacement in the carriers: (a) Modulation waves and PWM signal for switches of the first SM, (b) Simulation waveform of the output phase voltage.	11
Figure 11. Waveforms with PD-PWM $2N+1$ modulation. (a) Target waveform generation. (b) line-to-line voltage. (c) Analytical spectrum of line-to-line voltage. (d) Upper arm capacitor voltages.	12
Figure 12. Waveforms with PS-PWM $2N+1$ modulation. (a) Target waveform generation. (b) line-to-line voltage. (c) Analytical spectrum of line-to-line voltage. (d) Upper arm capacitor voltages.	13
Figure 13. Waveforms with PD-PWM when $m_a=1.5$. (a) line-to-line voltage. (b) Analytical spectrum of line-to-line voltage. (c) Upper arm capacitor voltages.	14
Figure 14. Waveforms with PS-PWM when $m_a=1.5$. (a) line-to-line voltage. (b) Analytical spectrum of line-to-line voltage. (c) Upper arm capacitor voltages.	14
Figure 15. SM capacitor voltages in well and poorly balanced conditions, (a) Well balanced capacitor voltage, (b) Unbalanced capacitor voltage.	18
Figure 16. Two types of closed-loop SM voltage balancing control structures. (a) Centralized control structure. (b) Distributed control structure.	19
Figure 17. Classic closed-loop SM voltage balancing method for MMCs under grid frequency operation.	20
Figure 18. Auxiliary circuits based open-loop balancing method.	22
Figure 19. Experimental results showing the effectiveness of active suppression control schemes (a) circulating current suppressing control disabled, (b) circulating current suppressing control enabled.	23
Figure 20. Synchronous- dq frame-based circulating current suppression control.	23
Figure 21. Precharge circuits proposed in [146].	25
Figure 22. Precharge circuits with inrush current limiter [149].	26
Figure 23. Charging loops during uncontrolled pre-charge stage. (a) between phase A and B in a MMC rectifier when $i>0$, $ib<0$, (b) in a MMC inverter[156].	26
Figure 24. The active capacitor charging control proposed in [156].	28
Figure 25. Output ac voltage of a (a) two-level converter, (b) three-level converter, and (c) MMC.	29

List of Tables

Table I – Comparison of Closed-loop Centralized SM Voltage Balancing Methods in MMCs	21
Table II – Comparison of site areas among LCC and two-level VSC- and MMC-based HVDC systems [158]	30

To update this list, click on the list and press the F9 key. You can also right-click on the list and select Update Field. A dialogue box will prompt you to update the page numbers only or update the entire table. Delete these instructions when you are done with them.

List of Acronyms

APOD	Alternating phase opposition displacement
CDSM	Clamp double submodule
CHB	Cascaded H-bridge
CLS-PWM	Carrier level shifted pulse width modulation
CPS-PWM	Carrier phase shifted pulse width modulation
DSP	Digital signal processor
FPGA	Field programmable gate array
GSCC	Grouping sequentially charge control
HVAC	High voltage alternating current
HVDC	High voltage direct current
IGBT	Insulated gate bipolar transistor
KVL	Kirchoff's voltage law
LCC	Line commutated converter
MOSFET	Metal oxide semiconductor field effect transistor
MTDC	Multiterminal direct current
GA	Genetic algorithm
MMC	Modular multilevel converter
NLM	Nearest level modulation
PD-PWM	Phase displacement pulse width modulation
PS-PWM	Phase shift pulse width modulation
POD	Phase opposition displacement
PSO	Particle swarm optimization
PWM	Pulse width modulation
SHE	Selective harmonic elimination
SiC	Silicon carbide
SM	Submodule
SPWM	Sinusoidal pulse width modulation
THD	Total harmonic distortion
TH-PWM	Third harmonic injection pulse width modulation
VSC	Voltage source converter

Nomenclature

C_{sub}	submodule capacitance
D	diode, many times used in antiparallel with IGBT or MOSFET
e_j	inner electromotive force (voltage) in phase leg j where $j = a, b, c$
f_c	carrier frequency
i_{circ}	circulating current – current that flows in upper and lower arm
i_j	phase j output current where $j = a, b, c$
i_n	current in lower arm of MMC converter
i_p	current in upper arm of MMC converter
L	inductor
m_a	amplitude modulation index
R	resistor
T_x	converter switching device – typically IGBT
u_c	voltage across MMC submodule capacitor
u_{comj}	phase j common voltage (voltage common to upper and lower arm)
u_n	lower arm voltage
u_p	upper arm voltage
u_{sm}	submodule output voltage
v^*	voltage reference or modulation voltage
V_c	voltage across submodule capacitor
V_{dc}	HVDC voltage

1 Introduction

Multilevel converters have enabled relatively low voltage power electronic devices such as IGBTs to be connected in a modular way to form converters that can span the high voltages needed to interface between ac high voltage (HV) transmission systems and HVDC transmission systems. Voltage source converters (VSCs) connected in a multilevel modular fashion have now become a primary option to line commutated converters (LCCs) especially at voltages up to 400 kV.

The concept of multilevel converters has been introduced since 1975 [1]. The term multilevel began with the three-level converter [2]. Subsequently, several multilevel converter topologies have been developed [3]-[10]. The basic concept of a multilevel inverter to achieve higher power is to use a series of power semiconductor switches with several lower voltage dc sources to perform the power conversion by synthesizing a staircase voltage waveform that approximates a sinewave. Capacitors, batteries, and renewable energy voltage sources can be used for these multiple dc voltage sources. The commutation of the power switches aggregates these multiple dc sources to achieve high voltage at the output; however, the rated voltage of the power semiconductor switches depends only on the rating of the dc voltage sources to which they are connected. One unique aspect of multilevel converters is their ability to share the voltage blocking needed to span the HVDC, but not have them all commute at the same instant as the case in LCC type converters where the series connected devices need to all switch at the same time.

VSC-HVDC converter stations may contain several MMCs in series and/or in parallel to achieve total system dc voltage ratings of up to 1,100 kV. In VSC-HVDC converter stations, the MMC can be built with anywhere from 200 to 400 levels [11]. An HVDC system includes at least one MMC operating as a rectifier (converting the HVAC to HVDC) and at least another one operating as an inverter (converting HVDC to HVAC). The MMC operating as a rectifier will convert the power from an ac grid to the dc network, while the MMC operating as the inverter will convert the power from the dc network to another, second ac grid. Typical two-terminal HVDC systems will have two converter stations and transfer the power between these two stations through a hvdc line. Multi-terminal direct current (MTDC) systems may contain several converter stations and coordinate the power transfer across all converter stations over the dc grid [12]. Much of the content in this module is drawn from a book chapter and dissertations written by the authors which can be found in the bibliography section at the end of the module.

INDUSTRY INSIGHT

The first MMC-based HVDC system, Trans Bay Cable project [13], was completed in 2010 in San Francisco. The Trans Bay Cable is an underwater electric transmission interconnection between San Francisco, California and Pittsburg, California [14]. The 53-mile cable under San Francisco Bay and through the Carquinez Strait can transmit 400 MW of power at a dc voltage of ± 200 kV, enough to provide 40% of San Francisco's peak power needs [15]. MMC-based HVDC systems are also widely used in offshore wind farm integration [16]. Ultra-high voltage DC projects have also been proposed that use a combination of full-bridges and half-bridges for the MMC modules.

2 Operating Principle of MMC

2.1 Circuit Configuration

The modular multilevel converter (MMC) was first introduced by Marquardt in 2001 [17]. The configuration of a MMC is shown in Figure 1(a). Each phase leg of the MMC consists of one upper and one lower arm connected in series between the dc terminals. N series-connected submodules (SMs) and one arm inductor L_{arm} form an arm. Each SM can be realized by a half-bridge [18], [19] (Figure 1(b)), H-bridge [20], [21] (Figure 1(c)), or clamp-double [22] circuit (Figure 1(d)).




Figure 1. (a) Circuit configuration of a MMC with (b) half-bridge cell, (c) full-bridge cell, and (d) clamp-double cell.

INDUSTRY INSIGHT

The MMC with half-bridge SM does not have any intrinsic fault current-limiting or current-blocking capability. Under a dc short-circuit fault, the fault current can flow from the ac side to the faulted dc side through the anti-parallel diodes of the controllable power switches, even though these switches are turned off. Therefore, fast-acting dc breakers are necessary to protect the system from damage. These dc circuit breakers are expensive and difficult to manufacture at the moment. On the other hand, the full-bridge (also called H-bridge) SM can generate negative capacitor voltage, which can be used to block the fault current; thus these converters do not require dc circuit breakers for fault protection. However, compared with the half-bridge SM, the H-bridge MMC has twice the number of semiconductor devices, leading to higher cost and operating losses. However, the inherent fault current limiting ability in the H-bridge has made this the more widely used circuit by industry in their HVDC interface units deployed to date. For the clamp-double SM in Figure 1(d), power device T_5 always conducts under normal operation conditions, making the clamp-double SM equivalent to two series-connected half-bridge SMs. Under a dc side fault, T_5 is turned off, and dc voltage is inserted by both capacitors to minimize the dc fault current. Compared with the H-bridge SM, the output voltage of clamp-double SM can be doubled, with additional conduction loss of T_5 .

Due to its lower cost and higher efficiency, the MMC with half-bridge SMs is also used in commercial HVDC projects [23]. Therefore, the basic operation principle of an MMC with half bridge will be introduced in this section [23]. As illustrated in Figure 2, each half-bridge SM contains two silicon IGBTs (or in the future could be high voltage (10 kV) silicon carbide MOSFETs or other similar wide bandgap (WBG) power electronic switches) as switching elements and a DC storage capacitor C_{sub} . If the lower switch is open and the upper switch is closed, the SM (capacitor voltage) is inserted (Figure 2(b)) into the MMC arm, while the SM is bypassed if the lower switch is closed and the upper switch is open (Figure 2(c)). Three different states are relevant for the proper operation of an SM, as illustrated in Figure 2. Note that for each of the three states, the current flow direction will determine which power electronic elements are conducting and whether the capacitor will be charging, discharging, or be bypassed.

1. Both IGBTs are switched off (Figure 2(a)). This case does not occur during normal operation with power transfer, but it is typically used for two conditions: (1) startup and charging of the MMC's capacitors or (2) during a sustained line fault and the need to stop power flow. If the current flows from the AC terminal to the dc side during this state, the flow passes through diode D_1 and charges the capacitor. When it flows in the opposite direction, the freewheeling diode D_2 conducts and bypasses the capacitor.
2. IGBT1 (T_1) is switched on, and IGBT2 (T_2) is switched off (Figure 2(b)). Irrespective of the current flow direction, the voltage of the storage capacitor is applied to the terminals of the SM. This is referred to as "inserting" the module's voltage into the overall dc link voltage. Depending on the current direction, the current either flows through D_1 and charges the SM capacitor or flows through T_1 and discharges the SM capacitor.
3. IGBT1 is switched off, and IGBT2 is switched on (Figure 2(c)). No voltage is inserted from this SM into the overall dc link voltage. In this case, the current flows through either T_2 or D_2 depending on its direction, which ensures that zero voltage is applied to the terminals of the SM. The voltage in the capacitor remains unchanged.




Figure 2. States and current paths of a SM in the MMC converter, (a) Startup or fault protection state: Both IGBTs are switched off, (b) Insert state: IGBT1 is switched on, IGBT2 is switched off, (c) Bypass state: IGBT1 is switched off, IGBT2 is switched on.

2.2 Equivalent Circuit

Each of the individual SMs in a converter leg can be separately and selectively controlled. In principle, the two converter arms of each phase represent a controllable voltage source. In this arrangement, the total voltage generated by the upper and lower arm SMs in one phase unit should be equal to the dc link voltage. By adjusting the output voltage of SMs in both arms, that is, inserting and bypassing of SM capacitors according to a switching pattern created by a modulator, the desired sinusoidal voltage at the AC terminal can be achieved through a staircase approximation.

Figure 3 illustrates the equivalent single-phase circuit of the MMC. L and R are the arm inductance and equivalent arm resistance, respectively. V_{dc} and I_{dc} are the total hvdc bus voltage and individual dc current. v_j is the ac terminal voltage of phase j ($j = a, b, c$), whereas i_j is the corresponding ac line current for each phase j .




Figure 3. Single phase equivalent circuit of the MMC.

The arm voltages generated by the cascaded SMs are expressed as u_{pj} and u_{nj} , where the subscripts p and n denote the upper (positive) and lower (negative) arms, respectively. i_{pj} and i_{nj} are the corresponding arm currents, which can be expressed as

$$\begin{aligned} i_{pj} &= \frac{i_j}{2} + i_{circj} \\ i_{nj} &= \frac{i_j}{2} - i_{circj} \end{aligned} \quad (1)$$

where i_{circj} denotes the inner common mode circulating current, which flows through both the upper and lower arms and is given as

$$i_{circj} = \frac{i_{pj} + i_{nj}}{2} \quad (2)$$

According to [24], the MMC can be characterized by the following equations:

$$v_j = e_j - \frac{R}{2} \cdot i_j - \frac{L}{2} \cdot \frac{di_j}{dt} \quad (3)$$

$$R \cdot i_{circj} + L \cdot \frac{di_{circj}}{dt} = \frac{V_{dc}}{2} - \frac{u_{nj}+u_{pj}}{2} \quad (4)$$

where e_j in (3) is the inner electromotive force (EMF) generated in phase j and

$$e_j = \frac{u_n - u_p}{2} \quad (5)$$

According to (3), when u_j is regarded as the ac network voltage, the current i_j can be controlled directly by regulating the control variable e_j .

The inner dynamic performance of the MMC is characterized by (4) and can be redefined as

$$u_{com} = \frac{u_{nj}+u_{pj}}{2} = \frac{V_{dc}}{2} - R \cdot i_{circ} + L \cdot \frac{di_{circ}}{dt} \quad (6)$$

where u_{comj} is the common mode voltage of upper and lower arm in phase j . According to (6), the circulating current i_{circj} can be controlled by regulating the common mode voltage u_{comj} .

Combining (5) and (6), the arm voltage references are

$$\begin{aligned} u_{pj} &= u_{comj} - e_j \\ u_{nj} &= u_{comj} + e_j \end{aligned} \quad (7)$$

Because the same voltage u_{comj} is subtracted from u_{pj} and u_{nj} , according to (3) and (5), the resulting e_j will not change, and thus, the ac side dynamics are not affected. As previously described, the reference of e_j is generated from the traditional system control loops, whereas the inner unbalance voltage u_{comj} can be used to control the MMC inner dynamic performance including the three-phase inner circulating currents, which will be further introduced in Section 4.2.

2.3 Modulation Methods

Numerous multilevel modulation methods can be applied to MMC, and each multilevel modulation scheme has its own uniqueness, making it more suitable for specific applications. In general, low switching frequency modulation methods are preferred for high-power applications due to lower switching loss, while high switching frequency algorithms enable better output power quality and higher bandwidth and thus are more suitable for high-dynamic-range applications.

In general, multilevel converter modulation strategies can be classified according to switching frequency as shown in Figure 4. Two widely used low frequency, or fundamental frequency (60 Hz), modulations are nearest level modulation (NLM) and selective harmonic elimination (SHE). These two modulation strategies will be discussed in Section 2.3.1. For MMCs in HVDC applications, which typically consist of hundreds of SMs, the NLM method is commonly employed to minimize switching losses and generate a staircase waveform that closely approximates a sinewave.

For the high-frequency multilevel modulation methods, pulse-width modulation (PWM) strategies used in a conventional two-level inverter can be modified to use in multilevel

converters. The most discussed multilevel PWM methods in the literature have been multilevel carrier-based PWM, selective harmonic elimination PWM, and multilevel space vector PWM, which are all extensions of traditional two-level PWM strategies to several levels. Among the three aforementioned multilevel PWM methods, carrier-based PWM methods are typically applied in MMCs with a smaller number of SMs, such as those in motor drive applications, which will be discussed in Section 2.3.2.




Figure 4. Classification of multilevel converter modulation strategies.

2.3.1 Fundamental Frequency Switching Methods

2.3.1.1 Nearest Level Modulation

Nearest Level Modulation (NLM) is the simplest and most widely used modulation method for multilevel converters. The basic idea of NLM is to choose the discrete voltage level that is the closest to the voltage reference, as illustrated in Figure 5, where v^* is the sinusoidal reference voltage and v is the staircase output voltage of the MMC. The switching states and dwell times are directly computed from the reference phase voltage. This scheme is easy to implement in digital controllers, and therefore, is the most practical PWM method for high voltage applications such as HVDC systems. The NLM method suffers high total harmonic distortion (THD) when the voltage levels and/or modulation indexes are low, which is typically not the case in HVDC interface converters. Thus, the unfiltered THD is typically less than 2% in HVDC output voltages.




Figure 5. Waveform synthesis using nearest level modulation (NLM).

The basic idea of NLM is to first calculate how many SMs should be inserted to provide the reference voltage (summation of the inserted individual SM capacitor voltages), and then to determine which SMs will be used by capacitors' voltage sorting and the direction of the arm

current. If we assume that the output voltage reference is v^* and the output SM voltage has a step value equal to v_c . The expected output voltage can be calculated as

$$v = v_c \cdot \text{round}_{0.5} \left(\frac{v^*}{v_c} \right) \quad (8)$$

The round function $\text{round}_{0.5}(x)$ refers to a function that will round x to the nearest integer. Once the output voltage level is determined, the converter controller will determine the feasible switching patterns (which particular SMs to insert) to realize the calculated voltage level.

A N -level MMC contains $2(N-1)$ submodules without redundant submodules. (Most MMCs also have a few redundant submodules that can be used in case of a failure and bypass of the failed SM). The average voltage of the submodules is V_c . Assume that the output voltage is expected to be mV_c , where m is the level of output voltage. To realize this output voltage, m submodules from the MMC lower arm will be in the inserting mode, whereas a complementary $(N-1-m)$ submodules from the MMC upper arm will be in the inserting mode. The MMC controller will measure the arm current direction and sort the submodules by their capacitor voltage values, and determine which m submodules from the lower arm and $(N-1-m)$ submodules from the upper arm will be inserted. The MMC controller determines the optimal switching patterns that meet the output voltage level command and secure the safe operation for the MMC at the same time.

2.3.1.2 Selective Harmonic Elimination

The selective harmonic elimination method is also called fundamental switching frequency method based on the harmonic elimination theory proposed by Patel and Hoft [25], [26]. A typical 11-level multilevel converter output with fundamental frequency switching scheme is shown in Figure 6.




Figure 6. Output 11-level phase voltage waveform of an MMC with 5 SMs in one arm ($N=5$).

The Fourier series expansion of the output voltage waveform as shown in Figure 6 can be expressed as follows:

$$V(\omega t) = \frac{4V_{dc}}{\pi} \sum_n [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s)] \frac{\sin(n\omega t)}{n}, \text{ where } n = 1, 3, 5, 7, \dots \quad (9)$$

From (9), the magnitudes of the Fourier coefficients when normalized with respect to V_{dc} are as follows:

$$H(n) = \frac{4}{\pi n} [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s)], \text{ where } n = 1, 3, 5, 7, \dots \quad (10)$$

The conducting angles, $\theta_1, \theta_2, \dots, \theta_s$, can be chosen such that the voltage total harmonic distortion is a minimum. Normally, these angles are chosen so as to cancel the predominant lower frequency harmonics [27] and then small filters can be used if needed for the residual higher frequency harmonics.

For the 11-level case ($N=5$) in Figure 6, the 5th, 7th, 11th, and 13th harmonics can be eliminated with the appropriate choice of the conducting angles. One degree of freedom is used so that the magnitude of the fundamental waveform corresponds to the reference waveform's amplitude or modulation index, m_a , which is defined as V_L^*/V_{Lmax} . V_L^* is the amplitude command of the inverter for a sine wave output phase voltage, and V_{Lmax} is the maximum attainable amplitude of the converter, i.e. $V_{Lmax} = N \cdot V_{dc}$. Equations for deciding the conducting angles can be derived from Eq. (10) as follows:

$$\begin{aligned} \cos(5\theta_1) + \cos(5\theta_2) + \cos(5\theta_3) + \cos(5\theta_4) + \cos(5\theta_5) &= 0 \\ \cos(7\theta_1) + \cos(7\theta_2) + \cos(7\theta_3) + \cos(7\theta_4) + \cos(7\theta_5) &= 0 \\ \cos(11\theta_1) + \cos(11\theta_2) + \cos(11\theta_3) + \cos(11\theta_4) + \cos(11\theta_5) &= 0 \\ \cos(13\theta_1) + \cos(13\theta_2) + \cos(13\theta_3) + \cos(13\theta_4) + \cos(13\theta_5) &= 0 \\ \cos(\theta_1) + \cos(\theta_2) + \cos(\theta_3) + \cos(\theta_4) + \cos(\theta_5) &= 5m_a \end{aligned} \quad (11)$$

The above equations are nonlinear transcendental equations that can be solved by an iterative method such as the Newton–Raphson method. For example, using an amplitude modulation index of 0.8 obtains the following: $\theta_1 = 6.57^\circ, \theta_2 = 18.94^\circ, \theta_3 = 27.18^\circ, \theta_4 = 45.14^\circ, \theta_5 = 62.24^\circ$. Thus, if the inverter output is symmetrically switched during the positive half cycle of the fundamental voltage to $+V_{dc}$ at $6.57^\circ, +2V_{dc}$ at $18.94^\circ, +3V_{dc}$ at $27.18^\circ, +4V_{dc}$ at $45.14^\circ, +5V_{dc}$ at 62.24° , and similarly in the negative half cycle to $-V_{dc}$ at $186.57^\circ, -2V_{dc}$ at $198.94^\circ, -3V_{dc}$ at $207.18^\circ, -4V_{dc}$ at $225.14^\circ, -5V_{dc}$ at 242.24° , the 11-level output voltage will not contain the 5th, 7th, 11th, and 13th harmonic components [28]. Other methods to solve these equations include using genetic algorithms [29], particle swarm optimization (PSO) [30], and resultant theory [31].

Practically, the pre-calculated switching angles are stored as data in memory (look-up table). Therefore, a microcontroller could be used to generate the PWM gate drive signals. More recent methods have been developed that can generate switching angles in real time using genetic algorithms (GAs). The calculated angles using GAs may not completely eliminate low frequency harmonics, but these values would be so low that they would have little negative consequences on the system [29], [31].

2.3.2 Carrier-based PWM Techniques

Several different two-level, carrier-based PWM techniques have been extended to multiple levels as a means for controlling the active devices in a multilevel converter. The most popular and easiest technique to implement uses several triangle carrier signals and one reference, or modulation, signal per phase. The multicarrier techniques have been successfully extended for MMC and other multilevel topologies by using multiple carriers to control power switches of the converter topologies. It is mainly divided into two types: (1) carrier level-shifted PWM (CLS-PWM) and (2) carrier phase-shifted PWM (CPS-PWM) [33], [34].

- **Carrier Level-Shifted PWM**

Figure 7 illustrates three major multicarrier techniques used in a conventional inverter that can be applied in a multilevel inverter: sinusoidal PWM (SPWM), third-harmonic injection PWM (TH-PWM), and space vector PWM (SVM). SPWM is a very popular method in industrial applications, which is shown in Figure 7(a). To increase the linear modulation region (and avoid over-modulation or pulse dropping when operating at high voltage amplitude modulation indices), it is possible to add a third harmonic to the reference waveform for three-phase three-wire systems. This can yield an increase of up to 15% in the linear modulation region and is similar to what is achieved with space vector PWM [35]-[38]. As can be seen in Figure 7(b) and (c), the reference signals have some margin at unity amplitude modulation index. Obviously, the dc utilization of TH-PWM and SVM are better than SPWM in the linear modulation region. The dc utilization means the ratio of the output fundamental voltage to the dc link voltage.




Figure 7. Modulation signals and their line–line output voltage with three major conventional carrier-based PWM techniques at unity modulation index and 2-kHz carrier frequency: (a) SPWM; (b) TH-PWM; and (c) SVM.

The carriers can be arranged with shifts in amplitude, relating each carrier with the corresponding individual output voltage level generated by the multilevel inverter, which is the

so-called carrier level-shifted PWM (CLS-PWM). Depending on the disposition of the carriers, three types of CLS-PWM have been developed: phase disposition (PD), phase opposition disposition (POD), and alternate phase opposition disposition (APOD), as shown in Figure 8 [39].




Figure 8. Carrier waves for CLS-PWM: (a) PD, (b) POD, (c) APOD.

The PD-PWM method is realized through a comparison between a sinusoidal reference wave with vertically shifted carrier waves. N carrier signals will be created to generate an output voltage with $N+1$ levels. The carrier signals have the same amplitude and frequency, and all signals are in phase. In the POD-PWM method, all carrier signals above the zero axis (positive region) are in phase, and those below zero axis (negative region) are also in phase but 180 degrees phase shifted from the carrier waves in the positive region. The APOD-PWM scheme uses $N-1$ carrier signals with alternating phase shift of 180 degrees from each other.

The CLS-PWM methods can be adopted for any multilevel converter topology. However, they cannot directly apply to CHB (cascaded H-bridge converter) and MMC inverters. According to the modulation principle, the uppermost SMs will be inserted for a short time, while the middle ones insert for most of the time during a fundamental cycle, producing an uneven power dissipation and large capacitor voltage differences among the SMs. Methods have been developed for more even sharing of power among the levels though this adds a slight complexity to the control algorithms [40], [41].

- **Carrier Phase-Shifted PWM**

For an MMC with $2N$ cells, the carrier waves (either sawtooth or triangular waveforms) with a phase shift of $360^\circ/N$ or $180^\circ/N$ can be employed to generate the staircase multilevel output waveform with low distortion. This technique is referred to as carrier phase-shifted PWM (CPS-PWM) or more simply PS-PWM. The modulation and output voltage waveforms for $N+1$ and $2N+1$ levels ($N = 4$) using PS-PWM are given in Figure 9 and Figure 10, respectively.




Figure 9. Four cells in series connection with $360^\circ/N$ phase displacement in the carriers ($N+1$ PS-PWM): (a) modulation waves and PWM signal for switches of the first SM, (b) simulation waveform of the output phase voltage.




Figure 10. Four cells in series connection with $180^\circ/N$ phase displacement in the carriers ($2N+1$ PS-PWM): (a) Modulation waves and PWM signal for switches of the first SM, (b) Simulation waveform of the output phase voltage.

With $N + 1$ level modulation scheme (phase shift of $360^\circ/N$ among carriers), N SMs per phase are inserted at all times, leading to a balanced capacitor voltage. In contrast, if $2N + 1$ level modulation scheme (phase shift of $180^\circ/N$ among carriers) is used, $N + 1$ or $N - 1$ SMs will be inserted at certain time, causing issues with the capacitor voltage self-balancing algorithm and requiring additional balancing control. Using PS-PWM modulation algorithm, the effective switching frequency of the load voltage will be much higher than that of each cell (Nf_c for $N + 1$ level and $2Nf_c$ for $2N + 1$ level, where f_c is the carrier frequency). This property allows low switching frequency of each SM while still obtaining an effectively high switching frequency in the output voltage, thus reducing switching losses. In addition, it enables a high degree of linearity, outstanding control performance, and other advantages.

- **Comparison of PD-PWM and PS-PWM in MMC**

A detailed performance comparison between phase disposition PWM (PD-PWM) and phase shift PWM (PS-PWM) schemes under normal condition, overmodulation, as well as carrier non-synchronization condition can be found in [42]. Typically, $2N+1$ level modulation scheme [43] is employed because of its superior performance over $N+1$ level modulation, e.g. lower output voltage distortion, smaller output filter size, etc.

The THD and capacitor voltage balancing with the PS-PWM modulation and PD-PWM modulation are compared under the same number of switching transitions. More sub-modules per arm introduce high complexity of control implementation. For simplicity and without loss of generality, a system with 4 sub-modules per arm was built in Matlab/Simulink. The rated SM voltage is 1.25 kV. For exclusive modulation scheme comparison, MMC works as an inverter under open-loop condition (with fixed amplitude modulation index of 0.9). To observe the capacitor voltage self-balancing capability with the different modulation schemes, no additional control schemes are adopted to regulate capacitor voltage or circulating current in the simulation.

To make the comparison more persuasive, the carrier frequency of PD-PWM modulation is adjusted to achieve the same number of switch transitions as that of PS-PWM over each fundamental cycle, i.e., f_{sPDPWM} is 4 times of f_{sPSPWM} in this case. Moreover, in order to minimize the effect of capacitor voltage deviation caused by the uneven distribution of switching signals, carrier rotation techniques in [44] are employed. Compared to the carrier rearrangement introduced in [45], triangular carriers are rotated among levels every fundamental period instead of each switching period, contributing to a fairly low complexity in implementation.




Figure 11. Waveforms with PD-PWM $2N+1$ modulation. (a) Target waveform generation. (b) line-to-line voltage. (c) Analytical spectrum of line-to-line voltages. (d) Upper arm individual SM capacitor voltages.

During normal operation: Figure 11 describes the PD-PWM modulation with the given parameters. Carriers move to their next levels at the beginning of each fundamental period, hence it spends N fundamental cycles to complete the rotation loop. The THD of the line-to-line voltage is 8.02%. Although the capacitor voltages do not overlap, and the ripples are higher compared to those with PS-WPM modulation, they are much smaller than the ripples without the carrier rotation scheme.

Figure 12 describes the PS-PWM modulation with the given parameters. To generate the $2N+1$ output waveform, a phase shift of $180^\circ/N$ is introduced across each carrier, i.e., $\alpha_{i+1} = \alpha_i + 90^\circ$ for $i = 1, 2, \dots, N-1$ and $i = N+1, N+2, \dots, 2N-1$, while $\alpha_{j+N} = \alpha_j + 45^\circ$ for $j = 1, 2 \dots N$, where $\alpha_{i,j}$ represents the initial phase angle of the carrier for the i, j sub-module in each phase. Obtained from FFT analysis, the THD of the line-to-line voltage is 8.14 %, with the most significant harmonic concentrated at 3.6 kHz. The capacitor voltages are well balanced due to the inherent even power distribution among the SMs.




Figure 12. Waveforms with PS-PWM $2N+1$ modulation. (a) Target waveform generation. (b) line-to-line voltage. (c) Analytical spectrum of line-to-line voltage. (d) Upper arm individual SM capacitor voltages.

During overmodulation: The case of $m_a = 1.5$ is applied to investigate the overmodulation scenario for the MMC. For the PD-PWM, as shown in Figure 13, although the THD is reduced because of larger fundamental component compared to normal condition, low frequency harmonics, primarily the 5th, 7th, and 11th harmonics, are created because of the nonlinear characteristics. In addition, due to different harmonic cancellation between phases, harmonic power concentrates on new sidebands instead of the second carrier frequency and sidebands.

With the carrier rotation, no switch is kept open or closed all the time, leading to relatively even power distribution among SMs. In spite of larger ripples as well as average voltage variation among SMs, regulation of capacitor voltages is maintained without apparent deviation under over-modulation condition.




Figure 13. Waveforms with PD-PWM when $m_a=1.5$. (a) line-to-line voltage. (b) Analytical spectrum of line-to-line voltage. (c) Upper arm individual SM capacitor voltages.

For PS-PWM, as shown in Figure 14, during overmodulation the waveform has the same harmonic distribution but a higher magnitude of sideband components, and a slightly larger THD of line-to-line voltage is achieved. Simulation results show an increasing deviation among capacitor voltages, which indicates the requirement of an additional capacitor voltage balancing control under this condition. During the overmodulation period, according to the gate signal generation, some switches will remain open while the others keep closed, and thus the capacitor of each SM is charged or discharged unevenly, leading to obvious voltage deviation.




Figure 14. Waveforms with PS-PWM when $m_a=1.5$. (a) line-to-line voltage. (b) Analytical spectrum of line-to-line voltage. (c) Upper arm individual SM capacitor voltages.

Synchronization errors: It is well known that both PD-PWM and PS-PWM modulation schemes require accurate synchronization among the multiple carriers to achieve optimal harmonic cancellation. However, this requirement is difficult to meet in practice because of unavoidable computational errors, memory limitation, sampling errors and communication delay. Three cases of different synchronization errors are investigated in [42] including: *Case 1:* Phase error between carriers for the upper power bridges and those for the lower bridges; *Case 2:* Phase error among the carriers in the upper or lower arms. *Case 3:* Phase error between three-phase carrier waves. Varying degrees of output THD increase can be observed in each case for both

modulation methods, but an evident deviation of SM capacitor voltage only occurs in Case 2 with PS-PWM.

In conclusion, compared with the PS-PWM strategy, the PD-PWM with rotated carriers has smaller line-to-line voltage distortion under both normal and overmodulation conditions. In addition, higher capacitor voltage self-balancing capability is achieved with the adopted PD-PWM modulation. For both modulation strategies, system performance shows significant degradation under three different non-synchronization cases. With phase error among carriers, besides higher voltage distortion, the capacitor voltage may not converge, and thus deliberate consideration is required in hardware implementation to avoid synchronization failures.

3 Components Design of MMC

3.1 SM Number

The number of SMs in each arm depends on the HVDC voltage level and individual IGBT device voltage. Considering that the maximum arm voltage equals the dc-link voltage V_{dc} , and the SM voltage is V_C which is determined by the rated voltage of IGBT device along with some safety margin (typically at least 25%), the minimum SM number should be

$$N = \frac{V_{dc}}{V_C} \quad (12)$$

Given that the medium voltage SiC MOSFET devices or Si IGBT ratings are in kV level and HVDC rating is typically in hundreds of kV, often several hundred SMs are used for one MMC [46]. Typically, to account for failures within modules, there are generally some redundant levels (additional modules) in each phase leg that can be bypassed so that the converter can continue to work even with the failure of a switch or capacitor in a submodule.

3.2 SM Capacitance

The SM capacitor is a key component in MMC, and a driving factor on the converter size, weight, and cost. The capacitor need of MMC is much higher than that of the 2-level converter; it could be even 10 times higher. So, it is important to select the minimum capacitor size while still satisfying all the criteria. Maximum voltage, voltage ripple and current ripple are three main design criteria for submodule capacitor in MMC [47]. Typically, the maximum voltage and voltage ripple are linked together, as the maximum voltage is the normal capacitor voltage plus voltage ripple. Tang et al. [47] demonstrated that the capacitance needed to satisfy voltage ripple requirements is usually larger than that to satisfy ripple current requirements, which makes the voltage ripple the main design criteria for submodule capacitor.

Based on the operating principles of MMCs, the energy fluctuation of an arm within one fundamental frequency cycle can be obtained by integrating the instantaneous power of the arm between two zero-crossing points. Omitting the overmodulation cases, the arm voltage will keep positive, and the zero-crossing points of instantaneous power correspond to those of the arm current, which can be derived from (1) as

$$x_1, x_2 = \left[\frac{\pi}{2} \pm \arcsin \left(-\frac{m \cos \varphi}{2} \right) - \varphi \right] / \omega \quad (13)$$

where $m = \frac{V_{ac}}{V_{dc/2}}$ is the modulation index, $\cos \varphi$ is the power factor of the connected ac system, and ω is the angular frequency of the connected ac system.

Assuming that an effective SM capacitor voltage balancing strategy is applied, the energy fluctuation of the arm can be evenly distributed in each SM. The SM capacitor energy fluctuation within a fundamental period can be derived as

$$\Delta W_c = \frac{\Delta W_{arm}}{N} = \frac{2}{3} \frac{S}{mN\omega} \left[1 - \left(\frac{m \cos \varphi}{2} \right)^2 \right]^{\frac{3}{2}} \quad (14)$$

where ΔW_c is the SM capacitor energy fluctuation, ΔW_{arm} is the arm stack energy fluctuation, S is the rated power of the three-phase MMC. Considering the SM voltage varies around its rated voltage V_c by $\pm \varepsilon\%$, the SM energy fluctuation can be expressed as

$$\Delta W_c = \frac{1}{2} C [V_c(1 + \varepsilon)]^2 - \frac{1}{2} C [V_c(1 - \varepsilon)]^2 = 2\varepsilon C V_c^2 \quad (15)$$

Combining (14) and (15), the SM capacitance can be determined by the operating point of the MMC and the allowed SM capacitor voltage ripple, which can be written as

$$C = \frac{S}{3mN\omega\varepsilon V_c^2} \left[1 - \left(\frac{m \cos \varphi}{2} \right)^2 \right]^{\frac{3}{2}} \quad (16)$$

The required SM capacitance can be roughly estimated by (16), ignoring the unbalanced voltage among SMs. However, some studies [48] noted that the unbalance among SMs could be significant enough that it cannot be neglected. The unbalanced voltage of MMC depends on the voltage-balancing control, which essentially manipulates the currents flowing into the different submodule capacitors to achieve balanced voltages, by adjusting the inserting instant and duration for each submodule. An effective voltage-balancing control can result in a smaller unbalanced voltage but at the cost of higher switching frequency, which directly influences the converter efficiency. The design of submodule capacitance and converter switching frequency is interconnected. Hassanpoor et al. [49] evaluated the maximum unbalanced voltage at different switching frequencies through simulation, and Li [50] further derived the analytical relationship between the unbalanced voltage and the switching frequency to more precisely design the submodule capacitance.

3.3 Arm Inductance

The value of the arm inductance should be considered from three perspectives: (a) The arm inductor is a part of the phase inductor between the MMC and the ac system, which affects the power transfer capability and serves as an output filter in normal operation, as well as suppresses the negative sequence current in unbalanced or fault operation. (b) The arm inductor needs to suppress the inner circulating current, and the value of it should avoid resonances with the equivalent capacitance of the SMs in the arm. (c) The arm inductor needs to suppress the SM discharging current when the dc-side short circuit fault happens.

INDUSTRY INSIGHT

For a MMC system, the phase inductance is the combination of the leakage inductance of the transformer and 1/2 of the arm inductance. This phase inductance affects the speed of the ac current control (a phase inductance value near 0.1 p.u. provides a simpler control in most applications [51]) and has an impact on limiting the negative-sequence currents [52]. It also serves as a filter to reduce the harmonic content introduced by the converter. In MMCs for HVDC applications, the high number of submodules leads to a moderate filter requirement, thus, a moderate value of phase inductance [51]. The value of inductance required for harmonic filtering is given in [53] and it corresponds to 0.125 p.u. for the considered case study. The phase inductance also creates an ac voltage drop when transmitting active and reactive power at the point of common coupling (PCC). For a defined ac voltage, if the inductance is too high, the given DC voltage may not be sufficient to modulate the required ac waveform to transmit the desired active and reactive power [51].

In normal operation, the submodule's capacitor is expected to perform as a constant dc voltage source, but as mentioned in (14) and (15), the SM capacitor voltages actually fluctuate due to ac current flowing through the capacitor. For modulation method which assumes a constant dc capacitor voltage, like the direct modulation in [54], the summation of upper and lower arm stack voltages would not be constant, causing the circulating current flowing in the dc loop. This circulating current increases the converter power loss and thus should be limited. Rohner et al. [55] showed that the dominant component of the circulating current is second-order harmonic. When direct modulation is applied without the ac circulating suppressor, a relatively large arm inductance is required to limit the peak of the circulating current and to avoid resonances with the submodules capacitances [56]-[58]. However, when a circulating current suppressor is considered [59], [60], the second-order harmonic current can be effectively limited. As a result, the arm inductance can be significantly reduced and is no longer the primary determining factor in the design of arm inductors. This circulating current suppressor can be either based in software [60] or in hardware, for instance by adding a capacitor between the two arm inductors [61].

During DC fault conditions, the arm inductor limits the di/dt of the fault current, meaning that the inductor can be designed to protect the semiconductors in the submodules [62]. Half-bridge submodules are the most common type of SM employed in HVDC-MMCs. They have a low component count and lower conduction losses than full-bridge submodules, but they lack the ability to stop DC fault currents and the AC breaker is relied upon to stop the current during DC faults. A DC pole-to-pole fault is identified as the most severe external fault in terms of the fault current [63]. Consequently, several papers propose simplified models to calculate the fault currents of an MMC under a DC pole-to-pole short-circuit, which can provide the specifications of the arm inductor. Analytical expressions that describe the fault currents during different stages of the fault are derived in [64]-[66]. Other works employ simplified state-space representations of the MMC and calculate the fault currents numerically [67]-[69]. The aim of both approaches is to calculate the fault currents without needing to rely on time consuming detailed simulations [70]. Usually, the peak current limit of the IGBTs in the submodules before their blocking (turn off) is defined as one of the criteria to choose the arm inductor [71], [72]. Some works consider the peak current of the bypass thyristor [63] and the let-through energy of the lower diode in the submodules [66], [73] to define the arm inductance value, taking into account also the stages after blocking the converter.

Further, in order to reduce the size, weight and cost of magnetic components, coupled inductors can be employed instead of separate ones. Reference [74] applies a single coupled buffer inductor with inductance only to the circulating current. Without inductance to the differential components, harmonics and switching ripples contained in the output current cannot be suppressed, leading to a large total harmonic distortion (THD). This worsens in the case for MMCs with low number of sub-modules and/or non-inductive loads. To suppress the common mode circulating current in the parallel connected converters, an integrated inductor is proposed in [75], which combines the merits of interphase and filter inductors. Both inductances can be adjusted independently and precisely by changing the air gap between the two cores. Reference [76] presents another integrated inductor for differential mode and common mode noise suppression. The current rating is small to keep the toroidal cores from saturation.

4 Control of MMC

Unlike two-level VSCs, MMCs combine a large number of SMs rather than chained IGBTs, which brings superior flexibility and adaptability but also introduces the difficulty of control. For the output current control, techniques have been well established and implemented in the stationary- abc , the stationary- $\alpha\beta$, and the synchronous- dq reference frames [77] for classic two-level or three-level converters, which can be directly applied to the MMC. This section will focus more on the characteristic control in MMC introduced by the modular structure, including the SM voltage balancing control, inner circulating current suppression, and startup schemes.

4.1 SM Voltage Balancing Control

The arm current in an MMC will only flow through the SM capacitor when the upper switch turns on and the SM is inserted. However, as determined by various modulation schemes, the switching state for SMs is different from each other, leading to different charging/discharging times of the SM capacitors and thus voltage deviations. These unbalanced SM capacitor voltages generate output voltage distortion and bring high-voltage stress to SM capacitors, as illustrated in Figure 15. To address this issue, numerous voltage-balancing control schemes have been proposed, and a comprehensive review of SM balancing methods can be found in [78], which classifies the methods into two categories: closed-loop methods and open-loop self-balancing methods.




Figure 15. SM capacitor voltages in well and poorly balanced conditions, (a) Well balanced capacitor voltage, (b) Unbalanced capacitor voltage.

4.1.1 Closed-loop SM Balancing Methods

(a) Closed-loop SM balancing in this section indicates that the balancing is achieved by adjusting the SM driving signals based on the real-time feedback of each SM voltage. According to the implementation method of the closed-loop control, it can be categorized into two types of structures including the centralized control shown in (b)

(b) Figure 16(a) and the distributed control shown in (b)

Figure 16(b). The former one uses the central controller of the MMC to sort the SM voltages and assign the driving signals, which demands the coordination of DSP and FPGA to realize complex calculations and high-frequency communication. The latter one relies on the local controller of each SM to follow the voltage reference, which relieves the control burden of the central controller and enables to decrease the communication frequency between the central and local controllers.




Figure 16. Two types of closed-loop SM voltage balancing control structures, (a) Centralized control structure, (b) Distributed control structure.

- **Centralized Closed-loop SM Balancing Methods**

Figure 17 illustrates the classic closed-loop centralized balancing method [79] that is widely applied in MMCs. SM balancing is achieved by sampling and sorting all the real-time SM voltages in the central controller, then assigning the switching patterns to charge those SMs with lower voltage and discharge the SMs with higher voltage. Specifically, if the arm current is charging the capacitors, the SMs with the lowest capacitor voltages will be inserted. On the other hand, if the arm current is discharging the capacitors, the SMs with the highest capacitor voltages will be inserted. With this algorithm, the SM capacitor voltages can be well balanced. Here, the total SMs that need to be inserted can be calculated based on different modulation schemes introduced earlier.




Figure 17. Classic closed-loop SM voltage balancing method for MMCs under grid frequency operation.

This classic SM balancing method can be generalized as three steps including accessing real-time SM voltages, identifying charging/discharging capability of the switching patterns, and switching pattern allocation. Many methods have been proposed to improve these three steps aiming on higher converter switching efficiency, lower SM voltage ripple, less complexity, lower implementation costs, wider adaptability, and many other purposes, which are shown in Table I.

- **Distributed Closed-loop SM Balancing Methods**

- (d) **The distributed SM voltage balancing methods are generally combined with the PWM modulation by adding an adjustable DC component to the modulation wave of each SM based on its voltage deviation. Then the SMs will track the same reference capacitor voltage to achieve the balancing [109]-[111]. Compared with the centralized SM voltage control in (b)**

(e) **Figure 16(a), the control structure shown in (b)**

Figure 16(b) illustrates that the distributed balancing control is achieved in the local controller of each SM. This can help to avoid the sorting process, mitigate the high-frequency unidirectional data transmission, and share the control burden of the central controller. Further, the distributed balancing improves the modularity and expansibility of the MMC. However, it is analyzed in [112] that the local controller clock discrepancy and asynchrony could result in the increase of output THD and the saturation of balancing controller. And the communication adaptability considering both the normal operation and the fault response is another main concern for the distributed balancing control structure.

Table I – Comparison of Closed-loop Centralized SM Voltage Balancing Methods in MMCs

Steps	Methods	Merits	Demerits
SM real-time voltage obtain	Real-time SM voltage sampling [79]	<ul style="list-style-type: none"> • Accurate data • Wide adaptability for different topologies and operating conditions 	<ul style="list-style-type: none"> • High hardware costs • High frequency data transfer
	Model-based estimation [80]-[87]	<ul style="list-style-type: none"> • Reduced number of sensors 	<ul style="list-style-type: none"> • High complexity, limited application with fewer SMs • Rely on accurate modeling & sampling • Relatively large error in transient process
Charging/ discharging identification	Real-time arm current sampling [79]	<ul style="list-style-type: none"> • Wide adaptability for grid frequency operation 	<ul style="list-style-type: none"> • Current sensor needed in each arm
	Model-based arm current direction [88], [89]	<ul style="list-style-type: none"> • Eliminate arm current sampling 	<ul style="list-style-type: none"> • Phase delay, sampling noise sensitive • High complexity considering digital filter demanded
	Offline net-charge change prediction [90]-[93]	<ul style="list-style-type: none"> • Reduced sampling costs • Reduced real-time calculation burden 	<ul style="list-style-type: none"> • Specified for each modulation • Less reliable in dynamic conditions
Switching pattern allocation	Reverse correspondence of SM voltages and switching pattern charging capability [79]	<ul style="list-style-type: none"> • Wide adaptability 	<ul style="list-style-type: none"> • High SM switching frequency • High complexity for sorting
	Non-global sorting and non-global pattern update [94]-[98]	<ul style="list-style-type: none"> • Reduced control burden • Reduced SM switching frequency 	<ul style="list-style-type: none"> • Relatively high SM ripple
	Variable frequency switching [99], [100]	<ul style="list-style-type: none"> • Reduced SM capacitor ripple • Reduced capacitor volume 	<ul style="list-style-type: none"> • Most methods focus on single operating condition • Increased control burden
	Optimization of sorting process [101], [102]	<ul style="list-style-type: none"> • Reduced complexity of sorting process 	<ul style="list-style-type: none"> • Trade-off between calculation speed and register occupation
	Model predictive control [103]-[108]	<ul style="list-style-type: none"> • Realize multiple objectives together 	<ul style="list-style-type: none"> • High computational burden • Difficulty in multi-objective weighting factor design • Rely on accurate modeling

4.1.2 Open-loop Self-balancing Methods

Self-balancing indicates that the SM voltages are naturally self-regulated at the balancing state without voltage feedback and real-time switching patterns allocation, which is an ideal characteristic that can significantly reduce the demand of high-speed sampling and bi-directional communication, relieve the control burden for online switching pattern allocation, reduce the implementation costs, and increase system reliability [113]. According to the different balancing principles, three kinds of self-balancing methods can be summarized as follows.

Auxiliary Balancing Loop Construction: By adding the auxiliary balancing circuits shown in Figure 18, a direct energy transfer loop between adjacent SMs is built allowing the capacitors to operate in a parallel state [114]. The charge will automatically transfer from the SM capacitor with higher voltage to that with lower voltage resulting in self-balancing. The auxiliary circuit mainly includes a diode or an IGBT to passively or actively control the balancing current direction, as well as the passive components to limit the balancing current amplitude and construct the soft-switching conditions.




Figure 18. Auxiliary circuits based open-loop balancing method.

Neutral Pattern Set Rotation: The SM capacitor voltage or charge change can be predicted based on the steady-state operation. Further, it is proven in [115], [116] that the summation of all the SM capacitors' charge change equals zero in an ac cycle. Therefore, a set of n switching patterns can be rotated among n SMs in one stack, and the SM voltage should return to its initial value after finishing the rotation within n ac cycles, which guarantees SM voltage balancing [116], [117]. Since the charging capability of the switching pattern is predicted before the pattern sequence design, these kind of methods usually can help to reduce the SM capacitor voltage ripple [117], [118] or eliminate the selected harmonics of the output voltage [116].

Full-rank Switching Matrix: When the submodules are inserted in and bypassed from the circuit with a time-varying switching function, a series of voltage equations for SM voltages can be written. The switching matrix can be extracted from the series of KVL equations, and the full-rank switching matrix indicates that the number of linearly independent constraints provided by the set of switching actions is equal to the SM number, which guarantees the inherent SM balancing. Inspired by the self-balancing of clamping capacitors in multilevel switch capacitor converters [119], the Y-matrix modulation is proposed in [120], [121] that designs a full-rank switching matrix for the MMC and proves its full-rank feature. Ref. [122] proves that for arbitrary n , \mathbf{Y} is a full-rank matrix, and [120]-[122] explains the principle of steady-state SM balancing under the full-rank switching matrix, and [123] further analyzes the SM voltage ripple and circulating current under the Y-matrix modulation in steady-state operation.

4.2 Circulating Current Suppression

According to Eq.(4), if the SM capacitor voltage equals to V_{dc}/N (V_{dc} is dc link voltage, and N is SM number per arm) all the time, no circulating current will be generated. However, in a real MMC converter, low-frequency voltage ripple exists due to alternating arm current. The

circulating current will not affect the ac output voltage and currents. However, if it is not effectively suppressed, it increases the peak and RMS values of the arm currents, leading to high power losses and large SM capacitor voltage ripple. Under normal operation conditions, the dominant circulating current is a negative sequence with second-order harmonic frequency [124], [125].

Although the circulating current can be effectively mitigated by increasing the arm inductance, active suppression control schemes are preferred for lower converter volume and cost. A comparative experimental result with and without circulating current suppression control is given in Figure 19 as an example.




Figure 19. Experimental results showing the effectiveness of active suppression control schemes (a) circulating current suppressing control disabled, (b) circulating current suppressing control enabled.

In [126] and [127], the open-loop methods are presented for the circulating current control and harmonic suppression. These methods are very sensitive to parameter variation. Instead, the synchronous- dq reference frame-based control approach is widely used for the complete elimination of circulating current as shown in Fig. 12. In this approach, the circulating currents in the stationary- abc frame are transformed into the synchronous- dq frame rotating at twice the fundamental frequency. In the synchronous- dq frame, the double line frequency circulating current component becomes a dc signal. The dc signals are easily controlled using a simple PI regulator [128], [129].




Figure 20. Synchronous- dq frame-based circulating current suppression control.

The resonant regulators can be also employed to control the circulating current in the stationary- abc frame. In this approach, the resonant regulators are designed to eliminate the specific dominant harmonic frequency component such as second- and fourth-order harmonic components from the circulating currents [130]-[132]. In [133], a parallel combination of repetitive and PI regulator is used to eliminate multiple harmonics in the circulating currents. The parallel combination imposes a limitation on the PI regulator performance, and it complicates the design of the repetitive controller. To overcome these problems, a cascade structure of repetitive controller and a PI regulator is presented in [134]. The repetitive controller improves the bandwidth and dynamic performance of the circulating current control and the THD of the output voltage.

During unbalanced operating conditions, the circulating current consists of positive and zero sequence components besides the negative sequence components at twice the line frequency [135]. The positive and negative sequence components flow through the converter legs. On the contrary, the zero sequence circulating current flows through the dc-bus and the converter legs, leading to a ripple in the dc-bus power. These ripples appear in the dc-bus current, considering that the dc-bus voltage is stiff [135]. The dc-bus current ripple increases the SM capacitor voltage ripple and the magnitude of arm current, which has a cascade effect on the device voltage stress and the conduction losses.

In [135], the proportional integral resonant regulator is employed to control the positive, negative, and zero sequence circulating currents. In [136], the proportional resonant (PR) regulator based on the instantaneous power theory is designed to suppress the zero sequence circulating currents. Thereby, the power fluctuations on the dc side are minimized. In [137], the suppression of the circulating currents in the stationary- $\alpha\beta 0$ frame is discussed. In this approach, the high-pass filter is used to extract the double line frequency component from the circulating currents, which affects the dynamic performance of the controller. A nonideal PR regulator is presented to adapt the grid frequency variation and to minimize the circulating current during unbalanced conditions [138]. In [139], the circulating currents are controlled using a PR regulator, where the PR regulator is designed to control the fundamental and double line frequency components.

Alternatively, the circulating currents are separated into the positive, negative, and zero sequence components in the synchronous- $dq0$ frame and are controlled using a simple PI regulator [140]. In [141], the decoupled double synchronous- $dq0$ frame-based current control is presented to control the sum and the differential energy of each converter leg. The stationary- abc frame-based control method is presented in [142], where the combination of the PI regulator and vector PI regulator is used in the current control. On the other hand, the dc-bus current or SM capacitor voltage ripple is directly controlled using a PR regulator. Therefore, the magnitude of zero sequence circulating current is minimized [143]. This controller generates a zero-sequence voltage command, which is added to the reference modulation signals. The performance of classical control methods is greatly limited by the parameters of the current controller, switching frequency, and the type of PWM scheme.

4.3 Startup Scheme of MMC

Different from two-level converters, distributed SM capacitors induce a more complicated startup process and the distinct behaviors of an MMC under different operation conditions. In order to ensure smooth and fast energization, deliberate startup schemes are crucial in an MMC-based HVDC system.

4.3.1 Startup with External DC Source

A dc circuit breaker and an external dc source with its voltage equal to the nominal voltage of each submodule's (SM) capacitor are utilized in [126] and [145] to avoid large inrush current in a MMC inverter during the pre-charge process. In spite of its easy implementation, this solution leads to additional costs, especially in high power applications. Also, because of the nonzero voltage ramp time and impedance of a non-ideal dc voltage source, there are substantive requirements for the charging time and time interval between charging pulses. To deal with this issue, a charging circuit that consists of an auxiliary dc source and two thyristors for each submodule is proposed in [146]. By triggering the thyristors synchronously, all SM capacitors can be charged together, thus accelerating the startup procedure. Nevertheless, it still causes high control complexity and additional cost to the system.




Figure 21. Precharge circuits proposed in [146].

4.3.2 Passive Startup with DC-Link Voltage and Inrush Current Limiter

As a more cost-effective way, the main dc voltage is used in [147] to charge the capacitors. However, an additional inrush arm current limiting resistor is connected in series with the SMs in each arm and should be bypassed after the charging process. With inrush current limiting resistor in the dc bus, a grouping sequentially controlled charge (GSCC) method is proposed in [148] for a three-phase clamp double submodule (CDSM) MMC. Despite its easy implementation, the group number needs to be carefully selected, and deviation among the capacitor voltages due to capacitance tolerance becomes a concern. Similar to CDSM MMC, a group charging scheme is applied to a half bridge MMC in [149] by charging upper and lower arms separately. However, the injected passive resistance and associated bypass switches also lead to additional cost.




Figure 22. Precharge circuits with inrush current limiter [149].

4.3.3 Analyses of Uncontrolled Pre-charge Process

This part briefly introduces the charging loops of an MMC rectifier and an MMC inverter during an uncontrolled precharge stage, as illustrated in Figure 23. It clarifies the necessity of an active charging current control in the MMC inverter.




Figure 23. Charging loops during uncontrolled pre-charge stage.

(a) between phase A and B in a MMC rectifier when $i_a > 0$, $i_b < 0$, (b) in a MMC inverter[156].

- **Uncontrolled Pre-charge Process of a MMC Rectifier**

Considering different phase current directions, one of the possible capacitor charging loops between phase A and B during the uncontrolled pre-charge stage ($N = 4$) is shown in Figure 23(a), with conducting devices highlighted by different colors. Among the denoted three loops, current in loop 1 and loop 2 charge the upper and lower arm capacitors respectively, while loop 3 only supplies current for the passive load. In most applications, the load impedance in loop 3 is much higher than the equivalent impedance in loop 1 and loop 2, and thus the phase current will charge the SM capacitors first until the sum of their voltages reaches the peak value of the line to

line ac voltage. Then, loop 1 and loop 2 are blocked and the phase current starts to flow through the load.

As illustrated in Figure 23(a), with a positive phase current i_j ($j = a, b, c$) (defined as flowing from ac side to dc side), capacitors in the upper arm of the phase are bypassed, while those in the lower arm get charged. On the contrary, with a negative phase current, capacitors in the upper arm are charged and those in the lower arm are bypassed. This process is valid for all combinations of the three phase currents. For example, if $i_a > 0, i_b < 0, i_c > 0$, i_a and i_c will charge all upper arm capacitors in phase B together and charge their own lower arm capacitors separately. Working as a diode rectifier, at the end of this uncontrolled pre-charge period, the average capacitor voltage of all SM capacitors will reach $2.34V_{ph}/N$ with heavy load or $\sqrt{6}V_{ph}/N$ with no load (V_{ph} is the RMS value of the phase voltage).

If $N + 1$ level modulation schemes such as phase shift PWM (PS-PWM), level shift PWM (LS-PWM), nearest level control (NLC), etc., are adopted [150], N SM capacitors (with a voltage of V_c for each SM) in each phase will be inserted during normal operation. Meanwhile, according to the above analysis, at the end of the uncontrolled pre-charge period, the dc voltage can be built to NV_c . Consequently, the difference between dc voltage and the inserted SM capacitor voltage is zero ($Nv_c(t) = v_{dc}(t)$), and rated capacitor voltage is not necessary before dc voltage regulation is activated. However, the inrush arm current still exists because of the difference between the peak value of line-to-line voltage and dc voltage, especially when the rectifier is heavily loaded.

- **Uncontrolled Pre-charge Process of a MMC Inverter**

In a MMC inverter, all capacitors will be inserted into the charging loop during the pre-charge period, as shown in Figure 23(b), and the conducting devices are highlighted in red. Being charged synchronously by the dc source, the capacitor voltage is $V_{dc}/2N$ when this stage ends. The charging current flows only between dc voltage and each arm, and no phase current is generated.

At the end of the uncontrolled pre-charge period, the total equivalent capacitor voltage is $V_{dc}/2$ assuming N SMs are inserted in each phase (no redundant SMs). Therefore, the other $V_{dc}/2$, i.e., the difference between the equivalent capacitor voltage and constant dc bus voltage, will apply on the arm inductors as well as their ESRs, leading to a significant inrush current in the charging loops (even higher with more redundant SMs). Therefore, in a MMC inverter, dc loop resistors or fully charged capacitors are necessary before normal operation (power or current control) starts.

4.3.4 Active Startup with Charging Current Control

After the uncontrolled pre-charge period, reference [151] presents an active capacitor charging scheme for a MMC inverter. This scheme helps to establish the capacitor voltages from $V_{dc}/2N$ (V_{dc} represents the rated dc voltage; N is submodule number per arm) to V_{dc}/N by gradually decreasing the number of inserted SMs from $2N$ to N in each phase-leg. Nonetheless, the working state of submodules in this method should be frequently swapped to maintain balanced capacitor voltages, making its implementation quite complicated, especially in three phase systems with a large number of SMs.

Different from the “open loop” charging strategy, reference [152] proposes a closed loop pre-charge control by regulating a constant charging current during both dc-side and ac-side startup process. SM capacitors can be linearly charged through this method, independent of SM numbers. However, this method requires complex and specially designed capacitor balancing as well as reference generation algorithms, and demands a fast transition between startup and normal operation to avoid capacitors over-charging.

The averaging capacitor voltage control proposed in [153] is utilized in [154] to gradually increase capacitor voltage during startup (self-start) and guarantee an average capacitor voltage of V_{dc}/N during the normal conditions. Nevertheless, the modelling and design of the averaging capacitor voltage control are still missing, which may cause system instability during the variation of operation conditions, control parameters, and system parameters. Additionally, the dynamic performance is not evaluated and unable to be predicted without a valid startup model.

The energy-based control is used in [155] for a desirable startup process of MMC. As a comprehensive control scheme, this control scheme is capable of controlling both the total and differential energy stored in the upper and lower arm capacitors. By properly regulating the arm energies, a gradual and symmetrical capacitor charging is achieved during startup process. However, because of the cascaded control diagrams, its implementation is fairly complicated.

Furthering the research efforts, reference [156] presents a detailed design procedure of the capacitor charging control with desirable steady-state and dynamic performance. To achieve this goal, a small-signal model of the capacitor voltage and the circulating current loops during startup is first derived according to the unique capacitor charging loops and operation conditions, and then, the detailed controller design considerations are presented based on the derived model. Furthermore, the limiting factor of the dynamic response of the averaging capacitor voltage control is identified. It is shown that the resonance between the arm inductance and the SM capacitors will constrain the overall bandwidth of a capacitor voltage charging loop, leading to an unsatisfactory dynamic response. To address this issue, a capacitor voltage feedforward control is proposed, which can operate together with the averaging control to achieve a fast dynamic response without compromising the system stability margin and the implementation complexity.




Figure 24. The active capacitor charging control proposed in [156].

5 Advantages and Disadvantages of MMC in HVDC

5.1 Advantages

The series-connected SM configuration in MMCs eliminates the need of direct series connection of devices as that in two- and three-level converters, which significantly reduced the difficulty of implementation. Further, with a MMC as the HVDC interface, there will be higher quality ac voltage produced by the converter with increasing number of levels. With a higher number of SMs in each arm, the output phase voltage of MMC becomes much more sinusoidal (Figure 25(c)), which enables smaller ac filters and compact converter footprint.




Figure 25. Output ac voltage of a (a) two-level converter, (b) three-level converter, and (c) MMC.

MMC used as a HVDC interface typically has low switching frequency and high efficiency. The series connection of N SMs per arm can achieve an equivalent switching frequency of Nf_c (where f_c represents carrier frequency of each device) in the output voltage. In practical applications, the average device switching frequency is generally below 200 Hz. Consequently, state-of-the-art MMC-HVDC has overall losses of $\sim 1\%$, which is close to that of LCC.

The MMC has lower high-frequency noise due to reduced dv/dt and di/dt with the lower voltage steps in the switching ac waveform. It also has modular design and inherent redundancy. This modular design of MMC contributes to lower cost, shorter manufacturing as well as maintenance period, and high extensibility for higher voltage and power applications. Furthermore, the HVDC interface is reliable because failed SMs can be easily replaced by redundant ones [157].

INDUSTRY INSIGHT

Several companies such as GE, Hitachi, and Siemens use the MMC topology in their HVDC interfaces for VSC-HVDC as well as for other flexible ac transmission system (FACTS) products such as STATCOMs (static var compensator). A comparison has been done between (1) a LCC-HVDC, (2) a two-level VSC-HVDC, and (3) a half-bridge based MMC-HVDC for site footprint, building area, and building volumes as shown in Table II where the LCC-HVDC Grita project is the baseline (100% reference).

Table II – Comparison of site areas among LCC and two-level VSC- and MMC-based HVDC systems [158]

Application	Site footprint	Site area (%)	Max building height (%)	Converter building footprint	Converter building area (%)	Converter building volume (%)
LCC-HVDC (reference)	225 m × 120 m	27,000 m ² (100%)	20 m (100%)	35 m × 20 m	700 m ² (100%)	14,000 m ² (100%)
Two-level VSC	180 m × 115 m	20,700 m ² (77%)	24 m (120%)	38 m × 35 m	1330 m ² (190%)	25,000 m ² (179%)
Half-bridge MMC-HVDC	165 m × 95 m	15,675 m ² (58%)	15 m (75%)	70 m × 45 m	2730 m ² (390%)	29,500 m ² (211%)

This comparison is made for comparable power and voltage ratings: for LCC-HVDC (Grita project, 500 MW and 400 kV), two-level VSC-HVDC (500 MW and 400 kV), and half-bridge MMC-HVDC (EWIC project, 500 MW and ± 200 kV) [158]. Different from LCC-HVDC, the converter reactors and dc yard equipment in VSC-HVDC are mounted in converter buildings, which provide more convenient maintenance, improved personnel safety, lower high-frequency emissions and acoustic noise, and protection of equipment from adverse weather. Without the requirement for reactive power compensation, the overall site area for two-level VSC-HVDC is 77% of that for LCC-HVDC, despite its higher converter building footprint, height, and volume. By adopting MMC, the site area is further reduced to only 58% of the reference value, and lower building height is achieved because of a decreased internal suspension height of converter valves. The overall site area reduction of MMC-HVDC supplies a significant benefit, especially for locations with restricted available area and/or high land price.

5.2 Disadvantages

One disadvantage of the MMC is to meet the requirement for capacitor voltage ripple, C_{sub}/N should be constant, which makes the power stage dimensioning quite difficult, especially for a MMC with numerous SMs per arm. Each SM requires a gate drive, protection, capacitor voltage monitoring, and associated communication resources, which greatly increase the cost of the system.

The control scheme for an MMC is much more complicated than that in a two-level converter. In addition to the generic higher-level control to meet the overall system behavior requirements (V_{dc} -Q, P-Q, etc.), capacitor voltage-balancing control and circulating current suppression control are indispensable in a MMC for desirable operation performance, and to lower the voltage and current stress applied on semiconductor devices and passive components. Because of the demand for accurate capacitor voltage and arm current detection and/or high-speed communication, these control schemes will introduce considerable expense and computing burden to the control unit.

6 Summary

In this course module, an overview of the Modular Multilevel Converter (MMC) is provided introducing its operating principles, main component design, control strategies, and pros and

cons in HVDC systems. MMCs feature for its modular structure using SM stacks instead of the series-connected IGBTs for enabling low-voltage power devices in high-voltage applications. The equivalent circuit is derived to reveal the relationship between the differential-mode arm voltage and output current, as well as the common-mode voltage and inner circulating current. Various multilevel modulation methods are demonstrated, including fundamental frequency switching methods and carrier-based PWM techniques. The design of MMC components such as SM number, SM capacitance, and arm inductance is then addressed. Characteristic controls in MMC including those inherent by its modular structure are covered, including the SM voltage balancing control, inner circulating current suppression, and startup schemes. Lastly, advantages and disadvantages of MMC in HVDC systems are discussed.

Problems

Problem 1: Describe the advantages and disadvantages of multilevel converters compared to two-level converters, especially as it relates to application in HVDC interface converters.

Solution:

Multilevel converters have the following advantages compared to two-level converters:

- (1) Lower dV/dt change rate resulting in less EMI
- (2) Output voltage waveform more closely is a sinewave (typically, THD < 1%) even with little filtering
- (3) Redundant levels allow for continuous operation even with failure in a submodule

The disadvantages of a multilevel converter compared to a two-level converter include:

- (1) Having many submodules in a multilevel converter increases probability of a failure in a module.
- (2) There will be a need for many control, gate drive, and auxiliary power supplies for submodules in a multilevel converter.

Problem 2: Figure 2 depicts circuit schematics for an individual half-bridge MMC module and its associated switching states. For each figure subfigure, describe which switches are ON, which devices are conducting current, and if the capacitor is being charged, discharged, or is bypassed.

Solution:

In Figure 2(a), the left figure depicts startup or protection state where both IGBTs (T1 and T2) are turned off. If current is flowing into the midpoint of the module (node between T1 and T2), then it flows through the antiparallel diode D1 of T1 and into the positive side of the capacitor, charging it. If instead current is flowing out from the module at the midpoint, then it enters at the negative dc bus of the module and flows through the antiparallel diode D2 of IGBT T2.

In Figure 2(b) for the module insert state, IGBT T1 is ON and IGBT T2 is OFF. If current is flowing into the midpoint of the module, then it flows through the antiparallel diode D1 of T1 and into the positive side of the capacitor, charging it. If instead current is flowing out from the module at the midpoint, then the current enters the negative dc bus of the module and flow through the capacitor and through IGBT T1, discharging the capacitor.

In Figure 2(c) for the module bypass state, IGBT T2 is ON and IGBT T1 is OFF. If current is flowing into the midpoint of the module, then it flows through IGBT T2 and out the negative dc bus, effectively bypassing the capacitor. If current is flowing the other direction, it enters the negative dc bus and then flows through the antiparallel diode D2 and exits the midpoint.

Problem 3: An MMC contains 100 submodules in the upper arm and another 100 modules in the lower arm. The rated voltage of the dc capacitor in each submodule is 2 kV after including a safety margin. For the IGBTs and diodes, 3.3 kV devices are used. (a) What is the maximum dc link voltage that this MMC could support? (b) If at an instant of time it is desired for one leg of the MMC inverter to produce an output voltage of +80 kV with respect to ground, how many submodules are inserted from the upper arm and the lower arm of that submodule? (c) If at an instant of time an inverter ac voltage of -40 kV is desired, how many submodules are inserted from each arm?

Solution:

(a) The 100 SMs with 2 kV capacitors can provide a voltage of 200 kV for the upper arm, and the lower arm with 100 SMs and 2 kV capacitors can also provide a voltage of 200 kV. Thus, the leg can support an HVDC dc-link voltage of 200 kV.

(b) The output voltage for any phase j as shown in Figure 3 is given by the two equations:

$$v_j = \frac{V_{dc}}{2} - u_{pj}$$

$$v_j = \frac{-V_{dc}}{2} + u_{nj}$$

To produce an output voltage of +80 kV, 10 of the upper submodules (2 kV each) are inserted. Conversely, for the lower submodules, 90 of the lower submodules are inserted.

$$v_j = \frac{V_{dc}}{2} - u_{pj} = 100 \text{ kV} - 10 \cdot 2\text{kV} = 80 \text{ kV}$$

$$v_j = \frac{-V_{dc}}{2} + u_{nj} = -100 \text{ kV} + 90 \cdot 2\text{kV} = 80 \text{ kV}$$

(c) To produce -40 kV output voltage, 30 submodules of the lower arm are inserted and 70 of the upper arm. Note that there are always 100 modules inserted and 100 not (the sum of the lower arm and upper arm inserted modules equals the number of modules in an arm).

$$v_j = \frac{V_{dc}}{2} - u_{pj} = 100 \text{ kV} - 70 \cdot 2\text{kV} = -40 \text{ kV}$$

$$v_j = \frac{-V_{dc}}{2} + u_{nj} = -100 \text{ kV} + 30 \cdot 2\text{kV} = -40 \text{ kV}$$

Problem 4:

Provide a short description of the different types of PWM methods typically used for MMC control.

Solution:

Nearest level modulation (NLM) chooses the number of levels that is closest to the reference (modulation) waveform is a fundamental frequency switching method where each SM is only switched ON and OFF once in a fundamental frequency (60 Hz) cycle. Selective harmonic elimination is used to cancel specific harmonic components and then filter out any residual components. SHE can be used in fundamental frequency switching and for PWM. For phase shift PWM, there are two main methods, one referred to as $2N+1$ PS-PWM (where carriers are shifted by $180^\circ/N$ from each other and one as $N+1$ PS-PWM where carriers are shifted by $360^\circ/N$ from each other.

Problem 5:

(a) Why is capacitor voltage balancing important in multilevel converters? (b) What is the most common method used to achieve balancing?

Solution:

- (a) Most of the control methods depend on having voltages close to the nominal value. If balancing is not done, then some levels would completely discharge and others would overcharge and exceed the rating of the capacitors and/or switches.
- (b) The most common open-loop balancing method inserts the highest voltage SM first when there is a discharging current and inserts the lowest voltage SM first when there is a charging current.

Problem 6:

What are the causes of circulating current in a MMC phase leg and why should it be minimized?

Solution:

Circulating current in a MMC is mostly caused by voltage variations between the capacitor voltages of the submodules within each phase unit. The capacitor voltages within these SMs are not perfectly balanced. Due to these voltage variations, there are differences in the instantaneous voltages between the upper and lower arms of each phase leg. These voltage imbalances force current to flow through the arm inductances, creating the circulating current. This current is often a second-order harmonic component. Excessive circulating current can distort the arm currents, increase losses, and potentially impact the lifespan of the converter's components.

Problem 7:

Why is a startup scheme important in an MMC?

Solution:

The individual capacitors in the submodules have to be charged up, which could result in excessive inrush current if there is nothing to limit or control the startup current. Also, the individual SMs need to have somewhat balanced voltage during startup to ensure that no SM has excessive voltage.

Glossary

Term	Definition
Arm	In a MMC converter, each phase leg consists of two arms, an upper arm connected to the positive HVDC link and a lower arm connected to the negative HVDC link
Leg	Each phase of a power electronic converter is typically referred to as a leg. Hence, a three-phase converter has three legs. In an MMC, each phase leg consists of an upper arm and a lower arm.
Submodule	Each arm in an MMC is made up of several identical power electronic submodules. Typically, this is either a half-bridge converter and capacitor or a full-bridge and converter.
PD-PWM	Phase displacement PWM is the most common form of carrier level shift PWM; it consists of multiple carriers that have an amplitude equal to the nominal voltage of an individual submodule and are displaced vertically. Each carrier can be mapped to an individual SM.
PS-PWM	Phase shift PWM has carriers that correspond to the amplitude of the full HVDC dc and are phase shifted from each other. Each carrier is mapped to an individual SM.

References

- [1] R. H. Baker and L. H. Bannister, "Electric Power Converter," U.S. Patent 3 867 643, February 1975.
- [2] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," *IEEE Trans. Industry Applications*, vol. IA-17, pp. 518–523, September/October 1981.
- [3] R. H. Baker, "Bridge Converter Circuit," U.S. Patent 4 270 163, May 1981.
- [4] P. W. Hammond, "Medium Voltage PWM Drive and Method," U.S. Patent 5 625 545, April 1977.
- [5] F. Z. Peng and J. S. Lai, "Multilevel Cascade Voltage-source Inverter with Separate DC Source," U.S. Patent 5 642 275, June 24, 1997.
- [6] P. W. Hammond, "Four-quadrant AC-AC Drive and Method," U.S. Patent 6 166 513, December 2000.
- [7] M. F. Aiello, P. W. Hammond, and M. Rastogi, "Modular Multi-level Adjustable Supply with Series Connected Active Inputs," U.S. Patent 6 236 580, May 2001.
- [8] M. F. Aiello, P. W. Hammond, and M. Rastogi, "Modular MultiLevel Adjustable Supply with Parallel Connected Active Inputs," U.S. Patent 6 301 130, October 2001.
- [9] J. P. Lavieville, P. Carrere, and T. Meynard, "Electronic Circuit for Converting Electrical Energy and a Power Supply Installation Making Use Thereof," U.S. Patent 5 668 711, September 1997.
- [10] T. Meynard, J.-P. Lavieville, P. Carrere, J. Gonzalez, and O. Bethoux, "Electronic Circuit for Converting Electrical Energy," U.S. Patent 5 706 188, January 1998.
- [11] S. Du, D. Apparao, W. Bin, and Z. Navid, *Modular multilevel converters-Analysis, Control, and Applications*. John Wiley & Sons, Inc., Hoboken, New Jersey, 2018. ISBN: 978-1-119-36630-0.
- [12] Y. Li, X. Shi, B. Liu, W. Lei, F. Wang, L. M. Tolbert, "Development, Demonstration, and Control of a Testbed for Multiterminal HVDC System," *IEEE Trans. Power Electronics*, vol. 32, no. 8, August 2017, pp. 6069 – 6078.
- [13] K. Sharifabadi, L. Harnefors, H.-P. Nee, S. Norrga, and R. Teodorescu, *Design , Control , and Application of Modular Multilevel Converters for Hvdc Transmission System*. Chichester, West Sussex, United Kingdom: John Wiley & Sons, 2016.
- [14] Matthew L. Wald, "Underwater Cable an Alternative to Electrical Towers," *New York Times*, 2010, [Online]. Available: <https://www.nytimes.com/2010/03/17/business/energy-environment/17power.html>.
- [15] Pattern Energy Group LP, "Pattern Energy Announces Completion of the Trans Bay Cable Project Under San Francisco Bay," 2010. [Online]. Available: <https://www.prnewswire.com/news-releases/pattern-energy-announces-completion-of-the-trans-bay-cable-project-under-san-francisco-bay-110965414.html>.
- [16] R. Ryndzionek and Ł. Sienkiewicz, "Evolution of the HVDC link connecting offshore wind farms to onshore power systems," *Energies*, vol. 13, no. 8, pp. 1-17, 2020.
- [17] R. Marquardt, "Stromrichterschaltungen mit verteilten Energiespeichern," German Patent DE 10 103 031/24.01. 2001, Jan. 24, 2001.

- [18] X. Shi, L. Tolbert, and F. Wang, “Modular multilevel converters with integrated arm inductors for high quality current waveforms,” in *Proc. IEEE Energy Convers. Congr. Expo. Asia*, 2013, pp. 636–642.
- [19] J. Kolb, F. Kammerer, and M. Braum, “Dimensioning and design of a modular multilevel converter for drive applications,” in *Proc. IEEE 15th International Power Electronics and Motion Control Conference*, 2012, pp. 1–8.
- [20] N. Thitichaiworakorn, M. Hagiwara, and H. Akagi, “Experimental verification of a modular multilevel cascade inverter based on double-star bridge-cells (MMCI-DSBC),” *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 509–519, Jan./Feb. 2014.
- [21] H. Akagi, “New trends in medium-voltage power converters and motor drives,” in *Proc. IEEE International Symposium on Industrial Electronics (ISIE)*, 2011, pp. 5–14.
- [22] R. Marquardt, “Modular multilevel converter topologies with dc-short circuit current limitation,” in *Proc. IEEE 8th International Conference on Power Electronics and ECCE Asia (ICPE & ECCE)*, 2011, pp. 1425–1431.
- [23] “List of HVDC Projects”, Wikipedia, https://en.wikipedia.org/wiki/List_of_HVDC_projects.
- [24] D. Siemaszko, A. Antonopoulos, K. Ilves, M. Vasiladiotis, L. Ängquist, H. P. Nee, “Evaluation of control and modulation methods for modular multilevel converters,” *IEEE International Power Electronics Conference*, 2010, pp.746-753.
- [25] H. S. Patel and R. G. Hoft, “Generalized harmonic elimination and voltage control in thyristor converters: part I – harmonic elimination,” *IEEE Trans. Industry Applications*, vol. 9, pp. 310–317, May/June 1973.
- [26] H. S. Patel and R. G. Hoft, “Generalized harmonic elimination and voltage control in thyristor converters: part II – voltage control technique,” *IEEE Trans. Industry Applications*, vol. 10, pp. 666–673, September/October 1974.
- [27] R. W. Menzies and Y. Zhuang, “Advanced static compensation using a multilevel GTO thyristor inverter,” *IEEE Trans. Power Delivery*, vol. 10, no. 2, pp. 732–738, April 1995.
- [28] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, “Multilevel inverters for electric vehicle applications,” in *IEEE Workshop on Power Electronics in Trans.*, WPET, Dearborn, MI: October 22–23 1998, pp. 1424–1431.
- [29] F. J. T. Filho, L. M. Tolbert, B. Ozpineci, “Real Time Selective Harmonic Minimization for Multilevel Inverters Using Genetic Algorithm and Artificial Neural Network Angle Generation,” *IEEE Intl. Power Electron. & Motion Cntl. Conf. (ECCE Asia)*, Harbin, China, June 2-5, 2012, pp. 895-899.
- [30] K. Shen, D. Zhao, J. Mei, L. M. Tolbert, J. Wang, M. Ban, Y. Ji, X. Cai, “Elimination of Harmonics in a Modular Multilevel Converter Using Particle Swarm Optimization Based Staircase Modulation Strategy,” *IEEE Trans. Industrial Electronics*, vol. 61, no. 11, Nov. 2014, pp. 5311 – 5322.
- [31] J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, “A complete solution to the harmonic elimination problem,” *IEEE Trans. Power Electronics*, vol. 19, no. 2, pp. 491–499, March 2004.

- [32] B. Ozpineci, L. M. Tolbert, J. N. Chiasson, "Harmonic Optimization of Multilevel Converters Using Genetic Algorithms," *IEEE Power Electronics Letters*, vol. 3, no. 3, pp. 92-95, Sept. 2005.
- [33] C. Zang, Z. Pei, J. He, T. Guo, J. Zhu, and W. Sun, "Research on the application of CPS-SPWM technology in cascaded multilevel inverter," in *IEEE International Conference on Electrical Machines and Systems (ICEMS)*, 2009, pp.1-4.
- [34] B.P. McGrath and D.G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867, Aug. 2002.
- [35] R. W. Menzies, P. Steimer, and J. K. Steinke, "Five-level GTO inverters for large induction motor drives," *IEEE Trans. Industry Applications*, vol. 30, no. 4, pp. 938–944, July 1994.
- [36] S. Halasz, G. Csonka, and A. A. M. Hassan, "Sinusoidal PWM techniques with additional zero-sequence harmonics," *Proc. 20th International Conf. Industrial Electronics, Control, and Instrumentation*, vol. 1, pp. 85–90, 1994.
- [37] D. G. Holmes, "The significance of zero space vector placement for carrier based PWM schemes," *Conf. Record – IEEE Industry Applications Society 30th Annual Meeting*, vol. 3, pp. 2451–2458, 1995.
- [38] S. Bhattacharya, D. G. Holmes, and D. M. Divan, "Optimizing three phase current regulators for low inductance loads," *Conf. Record – IEEE Industry Applications Society 30th Annual Meeting*, vol. 3 pp. 2357–2364, 1995.
- [39] G. Carrara, S. Gardella, M. Marchesoni, R. Salutati, and G. Sciutto, "A new multilevel PWM method: a theoretical analysis," *IEEE Trans. Power Electronics*, vol. 7, no. 3, pp. 497–505, July 1992.
- [40] L. M. Tolbert and T. G. Habetler, "Novel multilevel inverter carrier-based PWM method," *IEEE Trans. Industry Applications*, vol. 25, no. 5, pp. 1098–1107, September/October 1999.
- [41] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel PWM methods at low modulation indices," *IEEE Trans. Power Electronics*, vol. 15, no. 4, pp. 719–725, July 2000.
- [42] X. Shi, Z. Wang, L. M. Tolbert, and F. Wang, "A comparison of phase disposition and phase shift PWM strategies for modular multilevel converters," in *2013 IEEE Energy Conversion Congress and Exposition*, Sep. 2013, pp. 4089–4096.
- [43] G. S. Konstantinou, M. Ciobotaru, V. G. Agelidis, "Analysis of multi-carrier PWM methods for back-to-back HVDC systems based on modular multilevel converters," in *37th Annual Conference on IEEE Industrial Electronics Society (IECON)*, 2011, pp. 4391-4396.
- [44] Ke Shen, Bailu Xiao, Jun Mei, Leon M. Tolbert, Jianze Wang, Xingguo Cai, Yanchao Ji, "A modulation reconfiguration based fault-tolerant control scheme for modular multilevel converters," in *IEEE Applied Power Electron. Conf.*, 2013, pp. 3251–3255.
- [45] D. W. Kang, W. K. Lee and D. S. Hyun, "Carrier-rotation strategy for voltage balancing in flying capacitor multilevel inverter," in *IEE Electric Power Applications*, 2004, pp. 239-248.
- [46] B. Jacobson, P. Karlsson, G. Asplund, et al, "VSC-HVDC transmission with cascaded two-level converters," *Cigre 2010 Session*. Paris, France, 2010.

- [47] Y. Tang, L. Ran, O. Alatise, and P. Mawby, "Capacitor selection for modular multilevel converter," in *Proc. IEEE Energy Conversion Congress and Exposition (ECCE)*, 2014, pp. 2080-2087.
- [48] Y. Li, E. A. Jones, and F. Wang, "The impact of voltage-balancing control on switching frequency of the modular multilevel converter," *IEEE Transactions on Power Electronics*, vol. 31, no. 4, pp. 2829-2839, 2016.
- [49] A. Hassanpoor, S. Norrga, H. Nee, and L. Angquist, "Evaluation of different carrier-based PWM methods for modular multilevel converters for HVDC application," in *Proc. 38th Annual Conference on IEEE Industrial Electronics Society*, 2012, pp. 388-393.
- [50] Li, Yalong, "Design, Control and Protection of Modular Multilevel Converter (MMC)-Based Multi-Terminal HVDC System." *PhD diss.*, University of Tennessee, 2016.
- [51] C. Oates, "Modular Multilevel Converter Design for VSC HVDC Applications," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 3, no. 2, pp. 505-515, 2015.
- [52] H. Xiao, Z. Xu and Z. Zhang, "Selection methods of main circuit parameters for modular multilevel converters," *IET Renewable Power Generation*, vol. 10, no. 6, p. 788-797, 2016.
- [53] Y. Zhang, Y. Xu and M. Saedifard, "Model-Based Design for Reactors of the Modular Multilevel Converter," *IEEE Transactions on Power Electronics*, vol. 38, no. 6, pp. 6863-6873, June 2023.
- [54] N. Chaudhuri, B. Chaudhuri, R. Majumder and A. Yazdani, *Multi-terminal Direct-Current Grids: Modeling, Analysis, and Control*, Wiley-IEEE Press, 2014.
- [55] S. Rohner, S. Bernet, M. Hiller, and R. Sommer, "Analysis and simulation of a 6 kV, 6 MVA modular multilevel converter," in *Proc. IEEE Annual Conference Industrial Electronics*, 2009, pp. 225-230.
- [56] M. Zygmanski, B. Grzesik and R. Nalepa, "Capacitance and inductance selection of the modular multilevel converter," in *2013 15th European Conference on Power Electronics and Applications (EPE)*, 2013, Lille, France.
- [57] K. Ilves, A. Antonopoulos, S. Norrga and H. P. Nee, "Steady-State Analysis of Interaction Between Harmonic Components of Arm and Line Quantities of Modular Multilevel Converters," *IEEE Transactions on Power Electronics*, vol. 27, no. 1, pp. 57-68, 2012.
- [58] Q. Tu, Z. Xu, H. Huang and J. Zhang, "Parameter design principle of the arm inductor in modular multilevel converter based HVDC," in *International Conference on Power System Technology*, Hangzhou, China, 2010.
- [59] Y. Li, E. A. Jones and F. Wang, "Circulating Current Suppressing Control's Impact on Arm Inductance Selection for Modular Multilevel Converter," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 1, pp. 182-188, 2017.
- [60] B. Li, Z. Xu., S. Shi, D. Xu and W. Wang, "Comparative Study of the Active and Passive Circulating Current Suppression Methods for Modular Multilevel Converters," *IEEE Transactions on Power Electronics*, vol. 33, no. 3, pp. 1878-1883, 2018.
- [61] B. Jacobson, P. Karlsson, G. Asplund and L. Harnefors, "VSC - HVDC transmission with cascaded two-level converters," in *CIGRE session B4-110*, Paris, 2010.
- [62] K. Sharifabadi, L. Harnefors, H. P. Nee and S. Norrga, *Design, Control, and Application of Modular Multilevel Converters for HVDC Transmission Systems*, Wiley-IEEE Press, 2016.

- [63] C. Oates, "Modular Multilevel Converter Design for VSC HVDC Applications," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 3, no. 2, pp. 505-515, 2015.
- [64] G. Zhang, Y. Chen, C. Yue, L. Qi and J. Pan, "DC pole-to-pole short-circuit behavior analysis of modular multilevel converter," in *2014 IEEE Energy Conversion Congress and Exposition (ECCE)*, Pittsburgh, PA, USA, 2014.
- [65] Z. Xu, H. Xiao, L. Xiao and Z. Zhang, "DC Fault Analysis and Clearance Solutions of MMC-HVDC Systems," *MDPI Energies*, vol. 11, no. 4, 2018.
- [66] Y. Zhang, Y. Xu and M. Saedifard, "Model-Based Design for Reactors of the Modular Multilevel Converter," *IEEE Transactions on Power Electronics*, Early Access, 2023, doi: 10.1109/TPEL.2023.3257087.
- [67] B. Li, J. He, J. Tian, Y. Feng and Y. Dong, "DC fault analysis for modular multilevel converter-based system," *Journal of Modern Power Systems and Clean Energy*, vol. 5, no. 2, pp. 275-282, 2017.
- [68] X. Li, Z. Li, B. Zhao, C. Lu, Q. Song, Y. Zhou, H. Rao, S. Xu and Z. Zhu, "HVdc Reactor Reduction Method Based on Virtual Reactor Fault Current Limiting Control of MMC," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 12, pp. 999110000, 2020.
- [69] P. Torwelle, A. Bertinato, B. Raison, T. D. Le and M. Petit, "Fault current calculation in MTDC grids considering MMC blocking," *Electric Power Systems Research*, vol. 207, 2022.
- [70] M. Abedrabbo, W. Leterme and D. Van Hertem, "DC-side fault current estimation approach for HVDC circuit breaker sizing," *Electric Power Systems Research*, vol. 212, 2022.
- [71] Y. Wang, W. Wen, C. Zhang, Z. Chen and C. Wang, "Reactor Sizing Criterion for the Continuous Operation of Meshed HB-MMC-Based MTDC System Under DC Faults," *IEEE Transactions on Industry Applications*, vol. 54, no. 5, pp. 5408-5416, 2018.
- [72] P. Wang, M. Kuschke and K. Strunz, "Analytical Modeling of Modular Multilevel Converter Under Pole-to-Pole DC Fault and Application to System Design and Protection," *IEEE Transactions on Energy Conversion*, vol. 37, no. 4, pp. 27222736, 2022.
- [73] F. Page, G. Adam, S. Finney, D. Holliday and L. Xu, "DC fault parameter sensitivity analysis," in *12th IET International Conference on Developments in Power System Protection (DPSP 2014)*, Copenhagen, Denmark, 2014.
- [74] M. Hagiwara and H. Akagi, "Control and experiment of pulsewidth-modulated modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1737-1746, Jul. 2009.
- [75] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, "Common mode circulating current control of interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation," in *IEEE Energy Conversion Congress and Exposition (ECCE) Conference*, 2009, pp. 2801-2807.
- [76] R. Lai, Y. Maillet, F. Wang, S. Wang, R. Burgos, and D. Boroyevich, "An integrated EMI choke for differential-mode and common-mode noise suppression," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 539-544, March 2010.

- [77] G. Bergna et al., “A generalized power control approach in ABC frame for modular multilevel converter HVDC links based on mathematical optimization,” *IEEE Trans. Power Del.*, vol. 29, no. 1, pp. 386–394, Feb. 2014.
- [78] S. Fan, L. Tolbert, X. Xiang, and W. Li, “Submodule Voltage Balancing Methods in Modular Multilevel Converters – A Review,” in *2024 IEEE Energy Conversion Congress and Exposition (ECCE)*, Phoenix, AZ, USA, 2024.
- [79] M. Saeedifard and R. Iravani, “Dynamic Performance of a Modular Multilevel Back-to-Back HVDC System,” *IEEE Trans. Power Delivery*, vol. 25, no. 4, pp. 2903–2912, Oct. 2010.
- [80] L. Angquist, A. Antonopoulos, D. Siemaszko, K. Ilves, M. Vasiladiotis, and H. Nee, “Open-Loop Control of Modular Multilevel Converters Using Estimation of Stored Energy,” *IEEE Trans. Ind. Applications*, vol. 47, no. 6, pp. 2516–2524, Nov. 2011.
- [81] M. Abdelsalam, M. Marei, S. Tennakoon, and A. Griffiths, “Capacitor voltage balancing strategy based on sub-module capacitor voltage estimation for modular multilevel converters,” *CSEE Journal of Power and Energy Systems*, vol. 2, no. 1, pp. 65–73, Mar. 2016.
- [82] X. Liu, L. Qiu, Y. Fang, Z. Peng, and D. Wang, “Finite-Level-State Model Predictive Control for Sensorless Three-Phase Four-Arm Modular Multilevel Converter,” *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 4462–4466, May 2020.
- [83] Z. He, A. Luo, Q. Xiong, F. Ma, B. Lei, and L. Zhou, “Model Predictive Control of Modular Multilevel Converters,” *Proceedings of the CSEE*, vol. 36, no. 5, pp. 1366–1375, 2016.
- [84] G. S. da Silva, R. P. Vieira, and C. Rech, “Discrete-Time Sliding-Mode Observer for Capacitor Voltage Control in Modular Multilevel Converters,” *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 876–886, Jan. 2018.
- [85] O. S. H. M. Abushafa, M. S. A. Dahidah, S. M. Gadoue, and D. J. Atkinson, “Submodule Voltage Estimation Scheme in Modular Multilevel Converters with Reduced Voltage Sensors Based on Kalman Filter Approach,” *IEEE Trans. Ind. Electron.*, vol. 65, no. 9, pp. 7025–7035, Sep. 2018.
- [86] M. D. Islam, R. Razzaghi, and B. Bahrani, “Arm-Sensorless Sub-Module Voltage Estimation and Balancing of Modular Multilevel Converters,” *IEEE Trans. Power Delivery*, vol. 35, no. 2, pp. 957–967, Apr. 2020.
- [87] P. Poblete, G. Pizarro, G. Droguett, F. Núñez, P. D. Judge, and J. Pereda, “Distributed Neural Network Observer for Submodule Capacitor Voltage Estimation in Modular Multilevel Converters,” *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10306–10318, Sep. 2022.
- [88] P. Hu, R. Teodorescu, S. Wang, S. Li, and J. M. Guerrero, “A Currentless Sorting and Selection-Based Capacitor-Voltage-Balancing Method for Modular Multilevel Converters,” *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1022–1025, Feb. 2019.
- [89] Z. Geng, M. Han, and W. Yan, “Phase Delay Compensation and Average Capacitor Voltage Based Currentless Voltage Balancing Methods for Modular Multilevel Converters,” *IEEE Trans. Power Delivery*, vol. 38, no. 2, pp. 821–832, Apr. 2023.
- [90] F. Deng and Z. Chen, “A Control Method for Voltage Balancing in Modular Multilevel Converters,” *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 66–76, Jan. 2014.

- [91] F. Deng and Z. Chen, "Voltage-Balancing Method for Modular Multilevel Converters Switched at Grid Frequency," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2835–2847, May 2015.
- [92] H. Peng, R. Xie, K. Wang, Y. Deng, X. He, and R. Zhao, "A Capacitor Voltage Balancing Method With Fundamental Sorting Frequency for Modular Multilevel Converters Under Staircase Modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7809–7822, Nov. 2016.
- [93] G. Chen, H. Peng, R. Zeng, Y. Hu, and K. Ni, "A Fundamental Frequency Sorting Algorithm for Capacitor Voltage Balance of Modular Multilevel Converter With Low-Frequency Carrier Phase Shift Modulation," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 3, pp. 1595–1604, Sep. 2018.
- [94] S. Fan, K. Zhang, J. Xiong, and Y. Xue, "An Improved Control System for Modular Multilevel Converters with New Modulation Strategy and Voltage Balancing Control," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 358–371, Jan. 2015.
- [95] H. Saad, X. Guillaud, J. Mahseredjian, S. Denetiere, and S. Nguéfeu, "MMC Capacitor Voltage Decoupling and Balancing Controls," *IEEE Trans. Power Delivery*, vol. 30, no. 2, pp. 704–712, Apr. 2015.
- [96] Qingrui Tu, Zheng Xu, and Lie Xu, "Reduced Switching-Frequency Modulation and Circulating Current Suppression for Modular Multilevel Converters," *IEEE Trans. Power Delivery*, vol. 26, no. 3, pp. 2009–2017, Jul. 2011.
- [97] J. Qin and M. Saeedifard, "Reduced switching-frequency voltage-balancing strategies for modular multilevel HVDC converters," in *2014 IEEE PES General Meeting*, Jul. 2014.
- [98] F. Yu, W. Lin, and D. Xie, "Fast Voltage-Balancing Control and Fast Numerical Simulation Model for the Modular Multilevel Converter," *IEEE Trans. Power Delivery*, vol. 30, no. 1, pp. 220–228, 2015.
- [99] Y. Luo, Z. Li, L. Xu, X. Xiong, Y. Li, and C. Zhao, "An Adaptive Voltage-Balancing Method for High-Power Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 2901–2912, Apr. 2018.
- [100] Z. Geng, M. Han, C. Xia, and L. Kou, "A Switching Times Reassignment-Based Voltage Balancing Strategy for Submodule Capacitors in Modular Multilevel HVDC Converters," *IEEE Trans. Power Delivery*, vol. 37, no. 2, pp. 1215–1225, Apr. 2022.
- [101] A. K. Muthavarapu, J. Biswas, and M. Barai, "An Efficient Sorting Algorithm for Capacitor Voltage Balance of Modular Multilevel Converter With Space Vector Pulsewidth Modulation," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 9254–9265, Aug. 2022.
- [102] W. Li, L.-A. Gregoire, and J. Belanger, "A Modular Multilevel Converter Pulse Generation and Capacitor Voltage Balance Method Optimized for FPGA Implementation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2859–2867, May 2015.
- [103] M. Vatani, B. Bahrani, M. Saeedifard, and M. Hovd, "Indirect Finite Control Set Model Predictive Control of Modular Multilevel Converters," *IEEE Trans. Smart Grid*, vol. 6, no. 3, pp. 1520–1529, May 2015.
- [104] J. Huang et al., "Priority Sorting Approach for Modular Multilevel Converter Based on Simplified Model Predictive Control," *IEEE Trans. Ind. Electron.*, vol. 65, no. 6, pp. 4819–4830, Jun. 2018.

- [105] Y. Liu, X. Mao, G. Ning, H. Dan, H. Wang, and M. Su, "Model Predictive-Based Voltage Balancing Control for Single-Phase Three-Level Inverters," *IEEE Trans. Power Electron.*, vol. 36, no. 11, pp. 12177–12182, Nov. 2021.
- [106] B. Gutierrez and S.-S. Kwak, "Modular Multilevel Converters (MMCs) Controlled by Model Predictive Control With Reduced Calculation Burden," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9176–9187, Nov. 2018.
- [107] J. Qin and M. Saeedifard, "Predictive Control of a Modular Multilevel Converter for a Back-to-Back HVDC System," *IEEE Trans. Power Delivery*, vol. 27, no. 3, pp. 1538–1547, Jul. 2012.
- [108] S. Thomsen, N. Hoffmann, and F. W. Fuchs, "PI Control, PI-Based State Space Control, and Model-Based Predictive Control for Drive Systems With Elastically Coupled Loads—A Comparative Study," *IEEE Trans. Ind. Electron.*, vol. 58, no. 8, pp. 3647–3657, Aug. 2011.
- [109] S. Huang, R. Teodorescu, and L. Mathe, "Analysis of communication based distributed control of MMC for HVDC," in *2013 15th European Conference on Power Electronics and Applications (EPE)*, Sep. 2013, pp. 1–10.
- [110] L. Mathe, P. D. Burlacu, and R. Teodorescu, "Control of a Modular Multilevel Converter With Reduced Internal Data Exchange," *IEEE Trans. Industrial Informatics*, vol. 13, no. 1, pp. 248–257, Feb. 2017.
- [111] F. Deng, C. Liu, Q. Wang, R. Zhu, X. Cai, and Z. Chen, "A Currentless Submodule Individual Voltage Balancing Control for Modular Multilevel Converters," *IEEE Trans. Ind. Electron.*, vol. 67, no. 11, pp. 9370–9382, Nov. 2020.
- [112] H. Wang, S. Yang, H. Chen, X. Feng, and F. Blaabjerg, "Synchronization for an MMC Distributed Control System Considering Disturbances Introduced by Submodule Asynchrony," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 12834–12845, Dec. 2020.
- [113] W. van der Merwe, "Natural Balancing of the 2-Cell Modular Multilevel Converter," *IEEE Trans. Ind. Appl.*, vol. 50, no. 6, pp. 4028–4035, Nov. 2014.
- [114] C. Gao, X. Jiang, Y. Li, Z. Chen, and J. Liu, "A DC-Link Voltage Self-Balance Method for a Diode-Clamped Modular Multilevel Converter With Minimum Number of Voltage Sensors," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2125–2139, May 2013.
- [115] S. Kenzelmann, A. Rufer, D. Dujic, F. Canales, and Y. R. de Novaes, "Isolated DC/DC Structure Based on Modular Multilevel Converter," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 89–98, Jan. 2015.
- [116] K. Ilves, A. Antonopoulos, S. Norrga, and H. Nee, "A New Modulation Method for the Modular Multilevel Converter Allowing Fundamental Switching Frequency," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3482–3494, Aug. 2012.
- [117] K. Ilves, L. Harnefors, S. Norrga, and H. Nee, "Predictive Sorting Algorithm for Modular Multilevel Converters Minimizing the Spread in the Submodule Capacitor Voltages," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 440–449, Jan. 2015.
- [118] L. Zhang, J. Qin, Y. Zou, Q. Duan, and W. Sheng, "Analysis of Capacitor Charging Characteristics and Low-Frequency Ripple Mitigation by Two New Voltage-Balancing Strategies for MMC-Based Solid-State Transformers," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 1004–1017, Jan. 2021.

- [119] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–618, Mar. 2001.
- [120] Y. Liu and F. Z. Peng, "A Modular Multilevel Converter With Self-Voltage Balancing Part I: Mathematical Proof," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1117–1125, Jun. 2020.
- [121] Y. Liu and F. Z. Peng, "A Modular Multilevel Converter With Self-Voltage Balancing Part II: Y-Matrix Modulation," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1126–1133, Jun. 2020.
- [122] Q. Yang, H. Pourgharibshahi, R. B. Gonzatti, S. Martin, H. Li, and F. Peng, "Modular Multilevel Converter with Minimum Arm Inductance and Automatic Sub-module Voltage Balance - Y-Matrix Modulation and its Theoretical Proof of the Automatic Voltage Balance," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Mar. 2020, pp. 2417–2422.
- [123] Q. Yang, R. B. Gonzatti, H. Pourgharibshahi, and F. Peng, "Steady-State Analysis of the Switched-Capacitor Modular Multilevel Converter with Γ -Matrix," in *2020 IEEE Energy Conversion Congress and Exposition (ECCE)*, Oct. 2020, pp. 4374–4379.
- [124] K. Ilves, A. Antonopoulos, L. Harnfors, S. Norrga, and H.-P. Nee, "Steady-state analysis of interaction between harmonic components of arm and line quantities of modular multilevel converters," *IEEE Transactions on Power Electronics*, vol. 27, no. 1, pp. 57–68, January 2012.
- [125] S. Rohner, S. Bernet, M. Hiller, and R. Sommer, "Analysis and simulation of a 6 kV, 6 MVA modular multilevel converter," in *Proc. IEEE Annual Conference Industrial Electronics*, 2009, pp. 225–230.
- [126] L. Ängquist, A. Antonopoulos, D. Siemaszko, K. Ilves, M. Vasiladiotis, and H.-P. Nee, "Inner control of modular multilevel converters: An approach using open-loop estimation of stored energy," in *Proc. Int. Power Electron. Conf. (IPEC)*, Jun. 2010, pp. 1579–1585.
- [127] K. Ilves, A. Antonopoulos, L. Harnfors, S. Norrga, and H.-P. Nee, "Circulating current control in modular multilevel converters with fundamental switching frequency," in *Proc. 7th Int. Power Electron. Motion Control Conf. (IPEMC)*, vol. 1, Jun. 2012, pp. 249–256.
- [128] Q. Tu, Z. Xu, and L. Xu, "Reduced switching-frequency modulation and circulating current suppression for modular multilevel converters," *IEEE Trans. Power Del.*, vol. 26, no. 3, pp. 2009–2017, Jul. 2011.
- [129] B. Bahrani, S. Debnath, and M. Saedifard, "Circulating current suppression of the modular multilevel converter in a double-frequency rotating reference frame," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 783–792, Jan. 2016.
- [130] X. She and A. Huang, "Circulating current control of double-star chopper-cell modular multilevel converter for HVDC system," in *Proc. 38th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Oct. 2012, pp. 1234–1239.
- [131] X. She, A. Huang, X. Ni, and R. Burgos, "AC circulating currents suppression in modular multilevel converter," in *Proc. 38th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Oct. 2012, pp. 191–196.
- [132] Z. Li, P. Wang, Z. Chu, H. Zhu, Y. Luo, and Y. Li, "An inner current suppressing method for modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4873–4879, Jan. 2013.

- [133] M. Zhang, L. Huang, W. Yao, and Z. Lu, "Circulating harmonic current elimination of a CPS-PWM-based modular multilevel converter with a plug-in repetitive controller," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2083–2097, Apr. 2014.
- [134] L. He, K. Zhang, J. Xiong, and S. Fan, "A repetitive control scheme for harmonic suppression of circulating current in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 471–481, Jan. 2015.
- [135] J.-W. Moon, C.-S. Kim, J.-W. Park, D.-W. Kang, and J.-M. Kim, "Circulating current control in MMC under the unbalanced voltage," *IEEE Trans. Power Del.*, vol. 28, no. 3, pp. 1952–1959, Jul. 2013.
- [136] Y. Zhou, D. Jiang, J. Guo, P. Hu, and Y. Liang, "Analysis and control of modular multilevel converters under unbalanced conditions," *IEEE Trans. Power Del.*, vol. 28, no. 4, pp. 1986–1995, Oct. 2013.
- [137] Z. Yuebin, J. Daozhuo, G. Jie, H. Pengfei, and L. Zhiyong, "Control of modular multilevel converter based on stationary frame under unbalanced AC system," in *Proc. 3rd Int. Conf. Digit. Manuf. Autom. (ICDMA)*, Jul. 2012, pp. 293–296.
- [138] S. Li, X. Wang, Z. Yao, T. Li, and Z. Peng, "Circulating current suppressing strategy for MMC-HVDC based on nonideal proportional resonant controllers under unbalanced grid conditions," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 387–397, Jan. 2015.
- [139] J.-W. Moon, J.-W. Park, D.-W. Kang, and J.-M. Kim, "A control method of HVDC-modular multilevel converter based on arm current under the unbalanced voltage condition," *IEEE Trans. Power Del.*, vol. 30, no. 2, pp. 529–536, Apr. 2015.
- [140] M. Guan and Z. Xu, "Modeling and control of a modular multilevel converter-based HVDC system under unbalanced grid conditions," *IEEE Trans. Power. Electron.*, vol. 27, no. 12, pp. 4858–4867, Dec. 2012.
- [141] G. Bergna et al., "An energy-based controller for HVDC modular multilevel converter in decoupled double synchronous reference frame for voltage oscillation reduction," *IEEE Trans. Ind. Electron.*, vol. 60, no. 6, pp. 2360–2371, Jun. 2013.
- [142] Y. Liang, J. Liu, T. Zhang, and Q. Yang, "Arm current control strategy for MMC-HVDC under unbalanced conditions," *IEEE Trans. Power Del.*, vol. 32, no. 1, pp. 125–134, Feb. 2017.
- [143] X. Shi, Z. Wang, B. Liu, L. M. Tolbert, and F. Wang, "Characteristic investigation and control of a modular multilevel converter-based HVDC system under single-line-to-ground fault conditions," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 408–421, Jan. 2015.
- [144] R. Marquardt and A. Lesnicar, "New concept for high voltage-modular multilevel converter," in *Proc. Power Electronics Specialists Conference*, Aachen, Germany, 2004, pp. 1-5.
- [145] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in *Proc. IEEE Bologna Power Tech Conference*, 2003, pp. 1-6.
- [146] J. Xu, C. Zhao, B. Zhang, and L. Lu, "New precharge and submodule capacitor voltage balancing topologies of modular multilevel converter for VSC-HVDC application," in *Proc. Asia-Pacific Power and Energy Engineering Conference*, 2011, pp. 1-4.

- [147] A. Das, H. Nademi, and L. Norum, "A method for charging and discharging capacitors in modular multilevel converter," in *Proc. IEEE Annual Conference on Industrial Electronics Society*, 2011, pp. 1058-1062.
- [148] Y. Xue, Z. Xu, and G. Tang, "Self-start control with grouping sequentially precharge for the C-MMC-based HVDC system," *IEEE Trans. Power Del.*, vol. 29, no. 1, pp. 187-198, Feb. 2014.
- [149] China patent CN 103248254 A. Available online: <http://www.google.com/patents/CN103248254A?cl=en>
- [150] M. Hagiwara, I. Hasegawa, and H. Akagi, "Start-up and low-speed operation of an electric motor driven by a modular multilevel cascade inverter," *IEEE Trans. Ind. Appl.*, vol. 49, no. 4, pp. 1556-1565, July/Aug. 2013.
- [151] K. Shi, F. Shen, D. Lv, P. Lin, M. Chen, and D. Xu, "A novel start-up scheme for modular multilevel converter," in *Proc. IEEE Energy Conversion Congress and Exposition*, 2012, pp. 4180-4187.
- [152] B. Li, D. Xu, Y. Zhang, R. Yang, G. Wang, W. Wang, D. Xu, "Closed-loop precharge control of modular multilevel converters during start-up processes," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 524-531, Feb. 2015.
- [153] M. Hagiwara and H. Akagi, "Control and experiment of pulse width-modulated modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1737-1746, Jul. 2009.
- [154] K. Sekiguchi, P. Khamphakdi, M. Hagiwara, and H. Akagi, "A grid-level high-power BTB (Back-To-Back) system using Modular Multilevel Cascade Converters without common DC-link capacitor," in *IEEE Trans. on Ind. App.*, vol. 50, no. 4, pp. 2648-2659, July/August 2014.
- [155] J. Kolb, F. Kammerer, M. Gommeringer, and M. Braun, "Cascaded control system of the modular multilevel converter for feeding variable-speed drives," in *IEEE Trans. on Power Electron.*, vol. 30, no. 1, pp. 349-357, Jan. 2015.
- [156] X. Shi, B. Liu, Z. Wang, Y. Li, L. M. Tolbert, and F. Wang, "Modeling, Control Design, and Analysis of a Startup Scheme for Modular Multilevel Converters," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 11, pp. 7009-7024, Nov. 2015.
- [157] J. Dorn, H. Gambach, J. Strauss, et al, "Trans bay cable – a breakthrough of VSC multilevel converters in HVDC transmission," *Cigre San Francisco Colloquium*, 2012.
- [158] R. L. Sellick and M. Åkerberg, "Comparison of HVDC light (VSC) and HVDC classic (LCC) site aspects, for a 500MW 400kV HVDC transmission scheme," in *Proc. IET AC and DC Power Transmission*, 2012, pp. 1-6.
- [159] L. M. Tolbert, X. Shi, Y. Liu, "Multilevel Power Converters," *Power Electronics Handbook*, 5th Edition, Elsevier, 2024, ISBN 978-0323992169, Chapter 12, pp. 407-435.

Bibliography

- [1] L. M. Tolbert, X. Shi, Y. Liu, “Multilevel Power Converters,” *Power Electronics Handbook*, 5th Edition, Elsevier, 2024, ISBN 978-0323992169, Chapter 12, pp. 407-435.
- [2] X. Shi, “Analysis and Control of VSC Based HVDC System under Single-Line-to-Ground Fault Conditions,” Ph.D. Dissertation, The University of Tennessee, 2015.
- [3] Y. Li, “Design, Control and Protection of Modular Multilevel Converter (MMC)-Based Multi-Terminal HVDC System,” Ph.D. Dissertation, The University of Tennessee, 2016.
- [4] Y. Liu, “A modular multilevel converter with self voltage balancing,” Ph.D. Dissertation, Michigan State University, 2019.
- [5] A. Junyent-Ferre, J. M. Rodriguez-Bernuz, “Modular Multilevel Converter High Voltage Direct Current (MMC-HVDC) Course,” Global PST Consortium, National Renewable Energy Laboratory.