

Lecture 6: Tomasulo Algorithm – register renaming and tag-based dependence check

Tomasulo design, big example

1

Scoreboarding Merit

Enable out-of-order execution and reduces stall cycles caused by RAW dependences

- Use register result status table to detect WAW and RAW dependence between a newly fetched instruction and pending instructions
- Record dependence into the FU status of scoreboard (in forms of Qj, Qk and Rj, Rk)
- Keep an instruction waiting if it has dependences with pending instructions
- When an inst writes result, wake up dependent instructions by matching the inst's FU index with Qj and Qk of every FU status entry

2

Good Dynamic Scheduling Needs More

Better handling of WAR and WAW dependences

- Scoreboarding: (1) Stalls issuing when WAW is detected; (2) Delay writing results when WAR is detected
- Is it necessary to enforce WAR and WAW dependences?

Better handling of structure hazards

- Why stall pipeline when two instructions go to the same FU? (Particular a problem for memory/integer instructions)

Better pipeline efficiency

- Two extra cycles between the EXs of two dependent instructions - Need data forwarding

More ILP beyond a basic block

- Need speculative execution, branch predictions, and dynamic memory disambiguation

3

Tomasulo Algorithm

History:

- ◆ 1966: scoreboard in CDC6600, implementing limited dynamic scheduling
- ◆ Three years later: Tomasulo in IBM 360/91, introducing register renaming and reservation station
- ◆ Now appearing in today's DEC Alpha, SGI MIPS, SUN UltraSparc, Intel Pentium, IBM PowerPC and others in different forms

4

Adapted from UCB CS252 S98, Copyright 1998 USB

What Tomasulo Provides

Better handling of WAR and WAW dependences

- Use register renaming to remove WAR and WAW dependences - No stalls or delays anymore

Better handling of structure hazards

- Multiple reservation stations per FU - instruction is assigned to a reservation station

Better pipeline efficiency

- One extra (instead of two) between EXs of two dependent instructions

Dynamic memory disambiguation

- Enforce dependence between stores and loads

Distributed scheduling logic

- Register and RS status no longer centralized

5


Three Stages of Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue
 - Condition: a free RS at the required FU
 - Actions: (1) decode the instruction; (2) allocate a RS; (3) do source register renaming; (4) do dest register renaming; (5) read register file; (6) dispatch the decoded and renamed instruction to the RS entry
2. Execution—operate on operands (EX)
 - Condition: At a given FU, At least one instruction is ready
 - Action: select a ready instruction and send it to the FU
3. Write result—finish execution (WB)
 - Condition: At a given FU, some instruction finishes FU execution
 - Actions: (1) the FU writes the result onto the Common Data (store inst writes to memory instead); (2) the tag (RS index) is broadcast to all other RS to wake up potential waiting instructions; (3) update register status; (4) de-allocate the RS

6

Adapted from UCB CS252 S98

Tomasulo Organization



7

Reservation Station Components

Op—Operation to perform in the unit (e.g., + or -)

V_j, V_k—Value of Source operands

- Store buffers has V field, result to be stored

Q_l, Q_k—Reservation stations producing source registers

- Note: No ready flags as in Scoreboard; Q_l, Q_k=0 => ready

- Store buffers only have Q_i for RS producing result

A – to hold memory address for load and store instructions

Busy—Indicates reservation station or FU is busy

How are dependences represented in reservation station?

Adapted from UCB CS252 S98B

8

Register Renaming in Tomasulo

Register Result Status Table: Indicates which RS will write each register, if one exists. Blank when no pending instructions that will write that register.

- ◆ Is very similar to the one in scoreboard
- ◆ Performs register renaming to remove name (WAR and WAW) dependences

Modern term: register alias table (sometimes register renaming table)

9

Register Renaming in Tomasulo

Source Renaming: rename **source register to mapped RS index** (if renamed)

Destination renaming: record the renaming from the **destination register to allocated RS index**; used in future renaming

Example:

LD F2,45(R3) => LD (**LD1**),45(R3)
MULT F0, F2, F4 => MULT (**MULT1**), (**LD1**), F4

Key difference from that in scoreboard: use RS index as **tag** of the operands

10

Renaming Implementation

0	-	-	-	...
	F0	F2	F4	
LD F2,45(R3) => LD (LD1), 45(R3)				
1	-	LD1	-	...
	F0	F2	F4	
MULT F0, F2, F4 => MULT (MULT1), (LD1), F4				
2	MULT1	LD1	-	...
	F0	F2	F4	

Pd → Renaming → Ps, Pt

For every inst:
 1. Translate source registers if renamed
 2. Record the renaming for dest register

11

Selection of Instruction for Execution

- ◆ Only “ready” instructions can join the competition

- ◆ There is a select logic to select instructions for FU execution

- Some policy may be used, e.g. age based

- ◆ Non-ready instructions can be “waken up” during writeback of its parent inst

12

Writeback and Common Data Bus

- ◆ Normal data bus: data + destination ("go to" bus)
- ◆ Common data bus: data + source ("come from" bus)
 - 64 bits of data + 4 bits of source index (tag)
 - Does the broadcast to every instruction in the fly
- ◆ Child instructions do **tag matching** and update their ready bits and value fields (if the tag matches theirs)
- ◆ Register update involves **tag matching**

Adapted from UCB CS252 S98, Copyright 1998 USB


13

Code Example

```

LD      F6, 34 (R2)
LD      F2, 45 (R3)
MULTI   F0, F2, F4
SUBD   F8, F6, F2
DIVD   F10, F0, F6
ADD    F6, F8, F2

```



Operation latencies: load/store 2 cycles,
Add/sub 2 cycles, Mult 10 cycles, divide 40 cycle

14

What to Observe

1. Whether some instructions **can be issued**
=> pay attention to (1) RS (or load/store buffer) allocation (decode, **RS allocation**, **source register renaming, dispatch**); (2) change to register status (**dest renaming**)
2. Whether some instruction **can be selected for execution** (for every FU)
=> Pay attention to instruction status change; the inst will finish in a given number of cycle
3. Whether some instruction **is finishing execution**
=> Pay attention to instruction status change; the inst may write its result the next cycle
4. Whether some instruction **is writing result**
=> Pay attention to (1) **wakeup** of the dependent instructions; (2) **register status change**; (3) **RS de-allocation**

15

Tomasulo Example Cycle 0

Instruction	j	k	Issue	Execution	Write			Busy	Address
						complete	Result		
LD F6	34+	R2	1					Load1	No
LD F2	45+	R3						Load2	No
MULT F0	F2	F4						Load3	No
SUBD F8	F6	F2							
DIVD F10	F0	F6							
ADDD F6	F6	F2							

Reservation Stations			S1	S2	RS for j	RS for k	RS for j	RS for k
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Ck
0	Add1	No						
0	Add2	No						
0	Add3	No						
0	Mult1	No						
0	Mult2	No						

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
0	FU								

Adapted from UCB CS252 S98, Copyright 1998 USB

16

Tomasulo Example Cycle 1

Instruction status			j	k	Issue	Execution	Write		
Instruction					complete		Result	Busy	Address
LD F6	34+	R2	1					Load1	Yes 34+R2
LD F2	45+	R3						Load2	No
MULT F0	F2	F4						Load3	No
SUBD F8	F6	F2							
DIVD F10	F0	F6							
ADDD F6	F6	F2							

Reservation Stations			S1	S2	RS for j	RS for k	RS for j	RS for k
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Ck
0	Add1	No						
0	Add2	No						
0	Add3	No						
0	Mult1	No						
0	Mult2	No						

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1	FU								

Adapted from UCB CS252 S98, Copyright 1998 USB

17

Tomasulo Example Cycle 2

Instruction status			j	k	Issue	Execution	Write		
Instruction					complete		Result	Busy	Address
LD F6	34+	R2	1					Load1	Yes 34+R2
LD F2	45+	R3		2				Load2	Yes 45+R3
MULT F0	F2	F4						Load3	No
SUBD F8	F6	F2							
DIVD F10	F0	F6							
ADDD F6	F6	F2							

Reservation Stations			S1	S2	RS for j	RS for k	RS for j	RS for k
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Ck
0	Add1	No						
0	Add2	No						
0	Add3	No						
0	Mult1	No						
0	Mult2	No						

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU								

Adapted from UCB CS252 S98, Copyright 1998 USB

18

Tomasulo Example Cycle 3

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write					
Instruction				complete	Result						
LD F6	34+	R2	1	3	4		Load1	No	Address		
LD F2	45+	R3	2	4	5		Load2	Yes	45+R3		
MULT F0	F2	F4	3				Load3	No			
SUBD F8	F6										
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation Stations											
Time	Name	Busy	Op	S1	S2	RS for <i>j</i>	RS for <i>k</i>				
		Vj	Vk	Qj	Qk						
0	Add1	No									
0	Add2	No									
	Add3	No									
0	Mult1	Yes	MULTD		R(F4)		Load2				
0	Mult2	No									
Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
3	FU	Mult1	Load2			Load1					

- Note: registers names are removed ("renamed") in Reservation Stations
- Load1 completing; what is waiting for Load2?

Adapted from UCB CS252 S98, Copyright 1998 USB

Tomasulo Example Cycle 4

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write					
Instruction				complete	Result						
LD F6	34+	R2	1	3	4		Load1	No	Address		
LD F2	45+	R3	2	4	5		Load2	Yes	45+R3		
MULT F0	F2	F4	3				Load3	No			
SUBD F8	F6										
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation Stations											
Time	Name	Busy	Op	S1	S2	RS for <i>j</i>	RS for <i>k</i>				
		Vj	Vk	Qj	Qk						
0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
2	Add2	No									
	Add3	No									
10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
4	FU	Mult1	Load2			Load1					

- Load2 completing; what is waiting for it?

20

Adapted from UCB CS252 S98, Copyright 1998 USB

Tomasulo Example Cycle 5

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write					
Instruction				complete	Result						
LD F6	34+	R2	1	3	4		Load1	No	Address		
LD F2	45+	R3	2	4	5		Load2	No	Address		
MULT F0	F2	F4	3				Load3	No			
SUBD F8	F6										
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation Stations											
Time	Name	Busy	Op	S1	S2	RS for <i>j</i>	RS for <i>k</i>				
		Vj	Vk	Qj	Qk						
2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
0	Add2	No									
	Add3	No									
10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
5	FU	Mult1	M(45+R3)			Load1					

21

Adapted from UCB CS252 S98, Copyright 1998 USB

Tomasulo Example Cycle 6

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write					
Instruction				complete	Result						
LD F6	34+	R2	1	3	4		Load1	No	Address		
LD F2	45+	R3	2	4	5		Load2	No	Address		
MULT F0	F2	F4	3				Load3	No			
SUBD F8	F6										
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation Stations											
Time	Name	Busy	Op	S1	S2	RS for <i>j</i>	RS for <i>k</i>				
		Vj	Vk	Qj	Qk						
1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
0	Add2	Yes	ADDD	M(45+R3)	Add1						
	Add3	No									
9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
6	FU	Mult1	M(45+R3)			Load1					

22

Adapted from UCB CS252 S98, Copyright 1998 USB

Tomasulo Example Cycle 7

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write					
Instruction				complete	Result						
LD F6	34+	R2	1	3	4		Load1	No	Address		
LD F2	45+	R3	2	4	5		Load2	No	Address		
MULT F0	F2	F4	3				Load3	No			
SUBD F8	F6										
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation Stations											
Time	Name	Busy	Op	S1	S2	RS for <i>j</i>	RS for <i>k</i>				
		Vj	Vk	Qj	Qk						
0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
2	Add2	Yes	ADDD	M(45+R3)	Add1						
	Add3	No									
8	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
7	FU	Mult1	M(45+R3)			Load1					

- Add1 completing; what is waiting for it?

23

Adapted from UCB CS252 S98, Copyright 1998 USB

Tomasulo Example Cycle 8

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write					
Instruction				complete	Result						
LD F6	34+	R2	1	3	4		Load1	No	Address		
LD F2	45+	R3	2	4	5		Load2	No	Address		
MULT F0	F2	F4	3				Load3	No			
SUBD F8	F6										
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation Stations											
Time	Name	Busy	Op	S1	S2	RS for <i>j</i>	RS for <i>k</i>				
		Vj	Vk	Qj	Qk						
0	Add1	No									
2	Add2	Yes	ADDD	M(45+R3)	Add1						
	Add3	No									
7	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
8	FU	Mult1	M(45+R3)			Load1					

24

Adapted from UCB CS252 S98, Copyright 1998 USB

Tomasulo Example Cycle 9

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write				Busy	Address
Instruction					complete	Result					
LD F6	34+	R2	1	3	4				Load1	No	
LD F2	45+	R3	2	4	5				Load2	No	
MULT F0	F2	F4	3						Load3	No	
SUBD F8	F6	F2	4	7	8						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6								
Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>					
Time	Name	Busy	Op	Vj	Qj	Vk	Qk				
0	Add1	No									
1	Add2	Yes	ADDD	M(-M)	M(45+R3)						
0	Add3	No									
6	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status	Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	9		FU	Mult1 M(45+R3)		Add2	M(-M) Mult2				

Adapted from UCB CS252 S98, Copyright 1998 USB

25

Tomasulo Example Cycle 10

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write				Busy	Address
Instruction					complete	Result					
LD F6	34+	R2	1	3	4				Load1	No	
LD F2	45+	R3	2	4	5				Load2	No	
MULT F0	F2	F4	3						Load3	No	
SUBD F8	F6	F2	4	7	8						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	10	11						
Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
0	Add1	No									
0	Add2	No									
0	Add3	No									
4	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status	Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	10		FU	Mult1 M(45+R3)		Add2	M(-M) Mult2				

Adapted from UCB CS252 S98, Copyright 1998 USB

26

Tomasulo Example Cycle 11

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write				Busy	Address
Instruction					complete	Result					
LD F6	34+	R2	1	3	4				Load1	No	
LD F2	45+	R3	2	4	5				Load2	No	
MULT F0	F2	F4	3						Load3	No	
SUBD F8	F6	F2	4	7	8						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	10	11						
Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
0	Add1	No									
0	Add2	No									
0	Add3	No									
4	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status	Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	11		FU	Mult1 M(45+R3)		(M-M)+M(M)	M(SM) Mult2				

Adapted from UCB CS252 S98, Copyright 1998 USB

27

Tomasulo Example Cycle 12

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write				Busy	Address
Instruction					complete	Result					
LD F6	34+	R2	1	3	4				Load1	No	
LD F2	45+	R3	2	4	5				Load2	No	
MUL F0	F2	F4	3						Load3	No	
SUBD F8	F6	F2	4	7	8						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	10	11						
Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
0	Add1	No									
0	Add2	No									
0	Add3	No									
3	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status	Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	12		FU	Mult1 M(45+R3)		(M-M)+M(M)	M(-M) Mult2				

Adapted from UCB CS252 S98, Copyright 1998 USB

28

Tomasulo Example Cycle 13

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write				Busy	Address
Instruction					complete	Result					
LD F6	34+	R2	1	3	4				Load1	No	
LD F2	45+	R3	2	4	5				Load2	No	
MULT F0	F2	F4	3						Load3	No	
SUBD F8	F6	F2	4	7	8						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	10	11						
Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
0	Add1	No									
0	Add2	No									
0	Add3	No									
2	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status	Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	13		FU	Mult1 M(45+R3)		(M-M)+M(M)	M(-M) Mult2				

Adapted from UCB CS252 S98, Copyright 1998 USB

29

Tomasulo Example Cycle 14

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write				Busy	Address
Instruction					complete	Result					
LD F6	34+	R2	1	3	4				Load1	No	
LD F2	45+	R3	2	4	5				Load2	No	
MUL F0	F2	F4	3						Load3	No	
SUBD F8	F6	F2	4	7	8						
DIVD F10	F0	F6	5								
ADDD F6	F8	F2	6	10	11						
Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
0	Add1	No									
0	Add2	No									
0	Add3	No									
1	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
0	Mult2	Yes	DIVD	M(34+R2)	Mult1						
Register result status	Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	14		FU	Mult1 M(45+R3)		(M-M)+M(M)	M(-M) Mult2				

Adapted from UCB CS252 S98, Copyright 1998 USB

30

Tomasulo Example Cycle 15

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write	Busy	Address
Instruction				complete	Result			
LD F6	34+	R2		1	3	4	Load1	No
LD F2	45+	R3		2	4	5	Load2	No
MULT F0	F2	F4		3	15		Load3	No
SUBD F8	F6	F2		4	7	8		
DIVD F10	F0	F6		5				
ADD D6	F8	F2		6	10	11		

Reservation Stations		<i>S1</i>	<i>S2</i>	RS for <i>j</i>	RS for <i>k</i>			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	
0	Add1	No						
0	Add2	No						
0	Add3	No						
0	Mult1	Yes	MULTD	M(45+R3)	R(F4)			
0	Mult2	Yes	DIVD	M(34+R2)	Mult1			

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>F30</i>
Clock		F0	F2	F4	F6	F8	F10	F12	...

Adapted from UCB CS252 S98, Copyright 1998 USB

31

- Mult1 completing; what is waiting for it?

Tomasulo Example Cycle 16

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write	Busy	Address
Instruction				complete	Result			
LD F6	34+	R2		1	3	4	Load1	No
LD F2	45+	R3		2	4	5	Load2	No
MULT F0	F2	F4		3	15		Load3	No
SUBD F8	F6	F2		4	7	8		
DIVD F10	F0	F6		5				
ADD D6	F8	F2		6	10	11		

Reservation Stations		<i>S1</i>	<i>S2</i>	RS for <i>j</i>	RS for <i>k</i>			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	
0	Add1	No						
0	Add2	No						
0	Add3	No						
0	Mult1	No						
40	Mult2	Yes	DIVD	M(F4)	M(34+R2)			

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>F30</i>
Clock		F0	F2	F4	F6	F8	F10	F12	...

Adapted from UCB CS252 S98, Copyright 1998 USB

32

- Note: Just waiting for divide

Tomasulo Example Cycle 55

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write	Busy	Address
Instruction				complete	Result			
LD F6	34+	R2		1	3	4	Load1	No
LD F2	45+	R3		2	4	5	Load2	No
MULT F0	F2	F4		3	15		Load3	No
SUBD F8	F6	F2		4	7	8		
DIVD F10	F0	F6		5				
ADD D6	F8	F2		6	10	11		

Reservation Stations		<i>S1</i>	<i>S2</i>	RS for <i>j</i>	RS for <i>k</i>			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	
0	Add1	No						
0	Add2	No						
0	Add3	No						
0	Mult1	No						
1	Mult2	Yes	DIVD	M(F4)	M(34+R2)			

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>F30</i>
Clock		F0	F2	F4	F6	F8	F10	F12	...

Adapted from UCB CS252 S98, Copyright 1998 USB

33

Tomasulo Example Cycle 57

Instruction status		<i>j</i>	<i>k</i>	Issue	Execution	Write	Busy	Address
Instruction				complete	Result			
LD F6	34+	R2		1	3	4	Load1	No
LD F2	45+	R3		2	4	5	Load2	No
MULT F0	F2	F4		3	15		Load3	No
SUBD F8	F6	F2		4	7	8		
DIVD F10	F0	F6		5	56	57		
ADD D6	F8	F2		6	10	11		

Reservation Stations		<i>S1</i>	<i>S2</i>	RS for <i>j</i>	RS for <i>k</i>			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	
0	Add1	No						
0	Add2	No						
0	Add3	No						
0	Mult1	No						
0	Mult2	No						

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>F30</i>
Clock		F0	F2	F4	F6	F8	F10	F12	...

Adapted from UCB CS252 S98, Copyright 1998 USB

35

- Again, in-order issue, out-of-order execution, completion

The Use of Tag

In Tomasulo, RS index is used as tag (tag is a modern term).

◆ Tag is a unique identifier for a pending register result

◆ Tag decouples the register result from the architectural register specifier

◆ Tag removes WAR and WAW dependences without changing RAW dependences

It is not necessary to use RS index as tag!

36

Machine Correctness

$E(D,P) = E(S,P)$ if

- $E(D,P)$ and $E(S,P)$ execute **the same set of instructions**
- For any inst i , i receives the **outputs** in $E(D,P)$ **of its parents** in $E(S,P)$
- In $E(D,P)$ any register or memory word receives the output of inst j , where j is **the last instruction** writes to the register or memory word in $E(S,P)$

RAW and WAW dependences are not necessary for a correct execution!

37

Tomasulo Summary

- ◆ Reservations stations:
 - Increases effective register number
 - Distributes scheduling logic
- ◆ Register renaming: Avoids WAR and WAW dependence
- ◆ Tag + Data broadcasting for waking up child instructions
- ◆ Pros: can be effectively combined with speculative execution
- ◆ Cons: CDB broadcasting adds one-cycle delay (addressed in modern instruction scheduling)

Adapted from UCB CS252 S98, Copyright 1998 USB

38