











Where is Supercomputing heading	ng?
 1997, 500 fastest machines in the world: 319 MPPs, 73 bus-based shared memory (SMP) parallel vector processors (PVP)), 106
 2000, 381 of 500 fastest: 144 IBM SP (~clust Sun (bus SMP), 62 SGI (NUMA SMP), 54 Cray SMP) 	er), 121 (NUMA
Parallel computer architecture : a hardware/ software David E. Culler, Jaswinder Pal Singh, with Anoop Francisco : Morgan Kaufmann, c1999.	approach, Gupta. San
http://www.top500.org/	
	7

Popular Flynn Categories for Parallel Computers	
 SISD (Single Instruction Single Data) Uniprocessors 	
 MISD (Multiple Instruction Single Data) multiple processors on a single data stream 	
 SIMD (Single Instruction Multiple Data) Early Examples: Illiac-IV, CM-2 Phrase reused by Intel marketing for media instructions ~ vec 	tor
 MIMD (Multiple Instruction Multiple Data) Examples: Sun Enterprise 5000, Cray T3D, SGI Origin Flexible Use off-the-shelf micros 	
 MIMD current winner: Concentrate on major design emphases processor MIMD machines 	sis <= 128
	8

Major MIMD Styles	
1. Centralized shared memory ("Uniform Memor Access" time or "Shared Memory Processor"	ry)
2. Decentralized memory (memory module with CPU)	
 Shared Memory with "Non Uniform Memory Accestime (NUMA) 	SS"
 Message passing "multicomputer" with separate address space per processor 	
9)

Parallel Architecture	
Parallel Architecture extends traditional computer architecture with a communicatio architecture	'n
 abstractions (HW/SW interface) 	
 organizational structure to realize abstraction efficiently 	
	10

	Parallel Framework
Layers:	
 Programm Multipro Shared Message Data Pa 	ning Model: ogramming : lots of jobs, no communication address space: communicate via memory e passing: send and recieve messages rallel: one operation, multiple data sets
 Communic <u>Shared</u> Message Debate 	cation Abstraction: <u>address space</u> : e.g., load, store, etc => multiprocessors e passing: e.g., send, recieve library calls over this topic (ease of programming, scaling)
May mix sh different	ared address space and message passing at layers

Shared Address/Memory Processor Model
 Each processor can name every physical location in the machine
Each process can name all data it shares with other processes
Data transfer via load and store
Data size: byte, word, or cache blocks
 Uses virtual memory to map virtual to local or remote physical
 Memory hierarchy model applies: now communication moves data to local processor cache (as load moves data from memory to cache)
Latency, BW, scalability when communicate?
12

Shared-Memory Programming Examples struct alloc_t (int first; int last) alloc[MAX_THR]; pthread_t tid[MAX_THR];	
(
<pre>for (int i=0; i<num (void="");="" *)&alloc[i]="" *detach="" *parameters*="" *thread="" ,="" <="" alloc(i).first="i*M/num" alloc[i].last="(i!=num" i++)="" id="" method*="" nlll="" num="" pointer*7,="" pre="" pthread_create(&tid[i]="" thr)-1):n;="" thr)?((i+1)*(n="" thr;="" {=""></num></pre>	
for (i=0; i <num i++)="" td="" thr;="" {<=""><td></td></num>	
<pre>pthread_join(tid[i]/*thread id*/, NULL/*return value*/);</pre>	
dmm_func(struct alloc_t *alloc) (
for (int 1=alloc->first; 1 <alloc->last; 1++) for (int k=0: k<n: k++)<="" td=""><td></td></n:></alloc->	
for (int j=0; j <n; j++)<="" td=""><td></td></n;>	
Z[i][j] += X[i][k]*Y[k][j];	13

Shared Address/Memory Multiprocessor Model	
 Communicate via Load and Store Oldest and most popular model Based on timesharing: processes on multiple processors vs. sharing single processor process: a virtual address space and > 1 thread of control ALL threads of a process share a process address space Example: Pthread 	
 Writes to shared address space by one thread are visible to reads of other threads 	d
14	





 Whole computers (CPU, memory, I/O devices), explicit send/receive as explicit I/O operations <u>Send</u> specifies local buffer + receiving process on remote computer <u>Receive</u> specifies sending process on remote computer + local buffer to place data Send+receive => memory-memory copy, where each each supplies local address 	Message Passing Model	
 <u>Send</u> specifies local buffer + receiving process on remote computer <u>Receive</u> specifies sending process on remote computer + local buffer to place data Send+receive => memory-memory copy, where each each supplies local address 	 Whole computers (CPU, memory, I/O devices) send/receive as explicit I/O operations 	, explicit
 <u>Receive</u> specifies sending process on remote computer + local buffer to place data Send+receive => memory-memory copy, where each each supplies local address 	 <u>Send</u> specifies local buffer + receiving proces. remote computer 	s on
Send+receive => memory-memory copy, where each each supplies local address	 <u>Receive</u> specifies sending process on remote c local buffer to place data 	omputer +
	Send+receive => memory-memory copy, where supplies local address	each each
		17

Advantages of Message-Passing Communication	
The hardware can be much simpler and is usually standard	
Explicit communication => simpler to understand, hel make effort to reduce communication cost	p
 Synchronization is naturally associated with sending/receiving messages 	
Easier to use sender-initiated communication, which have some advantages in performance	may
Important, but will not be discussed in details	
	18



Amdahl's Law and Parallel Comput Amdahl's Law: speedup is limited by the of the portions that can be parallelized	ters fraction
Speedup ≤ 1 / (1-f), where f is the fraction	tion of
How large can be fif we want 80X spee	edup from
100 processors $1 / (f_+(1f)/100) = 80$	
f = 0.25% !	
	20

what Does coherency Mean?	
♦ Informally:	
"Any read must return the most recent write"	
Too strict and too difficult to implement	
🕏 Better:	
"Any write must eventually be seen by a read"	
 All writes are seen in proper order ("serialization") 	
Two rules to ensure this:	
 "If P writes x and P1 reads it, P's write will be seen by P1 read and write are sufficiently far apart" 	if the
Writes to a single location are serialized: seen in one order	er
 Latest write will be seen 	
 Otherwise could see writes in illogical order (could see older value after a newer value) 	
Cache coherency in multiprocessors: How does a processor know changes in the caches of other	
processors? How do other processors know change this cache?	s in
	21

Potential HW Coherency Solutions	
Snooping Solution (Snoopy Bus):	
 Send all requests for data to all processors 	
 Processors snoop to see if they have a copy and respond accordingly 	
 Requires broadcast, since caching information is at proces 	sors
 Works well with bus (natural broadcast medium) 	
 Dominates for small scale machines (most of the market) 	
Directory-Based Schemes (discuss later)	
 Keep track of what is being shared in 1 centralized place (logically) 	
 Distributed memory => distributed directory for scalabilit (avoids bottlenecks) 	у
 Send point-to-point requests to processors via network 	
 Scales better than Snooping 	
 Actually existed BEFORE Snooping-based schemes 	22

Basic Shoopy Protocols	
Write Invalidate Protocol:	
 Multiple readers, single writer 	
 Write to shared data: an invalidate is se caches which snoop and <i>invalidate</i> any co Read Miss: 	nt to all pies
 Write-through: memory is always up-to-date Write-back: snoop in caches to find most rec 	ent copy
Write Broadcast Protocol (typically w through):	vith write
 Write to shared data: broadcast on bus, snoop, and update any copies 	processors
Read miss: memory is always up-to-date	
 Write serialization: bus serializes rec Bus is single point of arbitration 	juests!
	23

M/nito 1	Basic Shoo	py Protocols	
T	nvandare vers	us Broducust.	
= Invali	date requires one	transaction per write-ru	n
Invali block	date uses spatial	locality: one transaction p	per
Broad	cast has lower lat	tency between write and i	read
			24

























Implementing Snooping Caches
Bus serializes writes, getting bus ensures no one else can perform memory operation
On a miss in a write back cache, may have the desired copy and its dirty, so must reply
Add extra state bit to cache to determine shared or not
 Add 4th state (MESI) Modfied (private.!=Memory)
<pre></pre>
= <u>I</u> nvalid
37



MEST Hignligh	ts
Actions:	
 Have read misses on a bloc request onto bus 	ck: send read
 Have write misses on a blo request onto bus 	ock: send write
Receive bus read request: block to shared state	transit the
Receive bus write request block to invalid state	: transit the
Must write back data when from modified state	n transiting