









Blocking Example









Reducing Misses by Software Prefetching Data

Data Prefetch

- Load data into register (HP PA-RISC loads)
- Cache Prefetch: load into cache (MIPS IV, PowerPC, SPARC v. 9)
 Spacial prefetching instructions cannot cause faults a form of
- Special prefetching instructions cannot cause faults; a form of speculative execution
- Prefetching comes in two flavors:
 - Binding prefetch: Requests load directly into register.
 Must be correct address and register!
 - Non-Binding prefetch: Load into cache.
 - Can be incorrect. Frees HW/SW to guess!

Issuing Prefetch Instructions takes time

- Is cost of prefetch issues < savings in reduced misses?
 Higher superscalar reduces difficulty of issue bandwidth
- Higher superscalar reduces difficulty of issue bandwid

Cache Optimization Summary

	Technique	MP	MR	HT	Complexity
	Multilevel cache	+			2
, ≥	Critical work first	+			2
na i	Read first	+			1
- <u>a</u>	Merging write buffer	+			1
	Victim caches	+	+		2
	Larger block	-	+		0
ate	Larger cache		+	-	1
ŝŝ	Higher associativity		+	-	1
Ë	Way prediction		+		2
	Pseudoassociative		+		2
	Compiler techniques		+		0

Cache Optimization Summary

		Technique	MP	MR	ΗΤ	Complexity
iss	alty	Nonblocking caches Hardware prefetching	+ +			3 2/3
E	per	Software prefetching	+	+		3
		Small and simple cache		-	+	0
	it time	Avoiding address translation			+	2
		Pipeline cache access			+	1
	5	Trace cache			+	3
						14