Lecture 13: Cache Basics and Cache Performance Memory hierarchy concept, cache design fundamentals, set-associative cache, cache performance, Alpha 21264 cache design





Generations of MicroprocessorsTime of a full cache miss in instructions executed:1st Alpha: $340 \text{ ns}/5.0 \text{ ns} = 68 \text{ clks} \times 2 \text{ or}$ 1362nd Alpha:266 ns/3.3 ns = 80 \text{ clks} \times 4 \text{ or}3203rd Alpha:180 ns/1.7 ns =108 \text{ clks} \times 6 \text{ or}648*1/2X latency × 3X clock rate × 3X Instr/clock \Rightarrow 4.5X

Area Costs of Caches			
Processor	% Area	%Transistors	
	(-cost)	(-power)	
Intel 80386	0%	0%	
Alpha 21164	37%	77%	
StrongArm SA110	61%	94%	
Pentium Pro	64%	88%	
2 dies per package: Proc/I\$/D\$ + L2\$			
Itanium		92%	
Caches store redundant data only to close performance gap			
		5	



Example: 1 KB Direct Mapped Assume a cache of 2 ^N bytes, 2 ^K blocks, block si 2 ^M bytes; N = M+K (#block times block size) • (32 - N)-bit cache tag, K-bit cache index, and M-bit	Cache ize of cache		
The cache stores tag data and valid bit for each			
block			
 Cache index is used to select a block in SRAM (Recal BTB) 	I BHT,		
← ■ Block tag is compaged with the input tag →			
A word in the data black may be selected as the neutr	Dut		
Stored as part of the cache "state"			
Valid Bit Cache Tag Cache Data	_		
0v50 Byte 31 Byte 1 Byte 0			
	2		
	3		
Byte 1023 Byte 992	31 7		



Where Can A Block Be Placed What is a block: divide memory space into blocks as cache is divided A memory block is the basic unit to be cached Direct mapped cache: there is only one place in the cache to buffer a given memory block N-way set associative cache: N places for a given memory block Like N direct mapped caches operating in parallel Reducing miss rates with increased complexity, cache access time, and power consumption Fully associative cache: a memory block can be put anywhere in the cache







 FIFO (First In, First Out): Replace the oldest block

Usually LRU performs the best, but hard (and expensive) to implement



12

What Happens on Writes

Where to write the data if the block is found in cache?

- Write through: new data is written to both the cache block and the lower-level memory
 - Help to maintain cache consistency
- Write back: new data is written only to the cache block
 Lower-level memory is updated when the block is
 - Lower-level memory is updated when the block replaced
 - A dirty bit is used to indicate the necessity
 - Help to reduce memory traffic

What happens if the block is not found in cache?

- Write allocate: Fetch the block into cache, then write the data (usually combined with write back)
- No-write allocate: Do not fetch the block into cache (usually combined with write through)

13

Real Example: Alpha 21264 Caches



- 64KB 2-way associative instruction cache
- 64KB 2-way associative data cache

14











Evaluating Cache Performance for Outof-order Processors

Recall AMAT = hit time + miss rate x miss penalty

- Very difficult to define miss penalty to fit in this simple model, in the context of OOO processors Consider overlapping between computation and memory
 - accesses Consider overlapping among memory accesses for more than one misses
- We may assume a certain percentage of overlapping
 - In practice, the degree of overlapping varies significantly hetween
 - There are techniques to increase the overlapping, making the cache performance even unpredictable
- Cache hit time can also be overlapped
 - The increase of CPI is usually not counted in memory stall time

20

Simple Example

Consider an OOO processors into the previous example (slide 18)

- Slow clock (1.25x base cycle time)
- Direct mapped cache
- Overlapping degree of 30%

Average miss penalty = 70% * 75ns = 52.5ns

AMAT = 1.0x1.25 + (0.014x52.5) = 1.99ns

CPU time = ICx(2x1.0x1.25+(1.5x0.014x52.5))=3.60xIC

Compare: 3.58 for in-order + direct mapped, 3.63 for inorder + two-way associative

This is only a simplified example; ideal CPI could be improved by 000 execution

21