

Lecture 12: Limits of ILP and Pentium Processors

ILP limits, Study strategy, Results, P-III and Pentium 4 processors

Limits to ILP

- ◆ Conflicting studies of amount
 - Benchmarks (vectorized Fortran FP vs. integer C programs)
 - Hardware sophistication
 - Compiler sophistication
- ◆ How much ILP is available using existing mechanisms with increasing HW budgets?
- ◆ Do we need to invent new HW/SW mechanisms to keep on processor performance curve?
 - Intel MMX, SSE (Streaming SIMD Extensions): 64 bit ints
 - Intel SSE2: 128 bit, including 2 64-bit FP per clock
 - Motorola AltaVec: 128 bit ints and FPs
 - Supersparc Multimedia ops, etc.

Limits to ILP

Initial HW Model here; MIPS compilers.

Assumptions for ideal/perfect machine to start:

1. *Register renaming* - infinite virtual registers => all register WAW & WAR hazards are avoided
2. *Branch prediction* - perfect; no mispredictions
3. *Jump prediction* - all jumps perfectly predicted
- 2 & 3 => machine with perfect speculation & an unbounded buffer of instructions available
4. *Memory-address alias analysis* - addresses are known & a load can be moved before a store provided addresses not equal

Also:

- unlimited number of instructions issued/clock cycle;
- perfect caches;
- 1 cycle latency for all instructions (FP *,/);

Study Strategy

First, observe ILP on the **ideal machine** using simulation

Then, observe how ideal ILP decreases when


- ◆ Add **branch** impact
- ◆ Add **register** impact
- ◆ Add **memory address alias** impact

More restrictions in practice


- ◆ Functional unit latency: floating point
- ◆ Memory latency: cache hit more than one cycle, cache miss penalty

Upper Limit to ILP: Ideal Machine


(Figure 3.35, page 242)




More Realistic HW: Branch Impact




More Realistic HW: Renaming Register Impact



More Realistic HW: Memory Address Alias Impact



More Realistic HW: Memory Address Alias Impact



How to Exceed ILP Limits of this study?

- ◆ WAR and WAW hazards through memory: eliminated WAW and WAR hazards through register renaming, but not in memory usage
- ◆ Unnecessary dependences (compiler not unrolling loops so iteration variable dependence)
- ◆ Overcoming the data flow limit: **value prediction**, predicting values and speculating on prediction
 - **Address value prediction and speculation** predicts addresses and speculates by reordering loads and stores; could provide better aliasing analysis, only need predict if addresses =

Workstation Microprocessors 3/2001

Processor	Alpha 21264	AMD Athlon PA-8500	HP PowerPA1	IBM PowerPC	Intel Pentium III	Intel Pentium 4	MIPS R12000	Sun Ultra-III	Sun Ultra-III
Clock Rate	833MHz	1.2GHz	550MHz	450MHz	1.0GHz	1.5GHz	400MHz	480MHz	900MHz
Cache (L1/D/L2)	64K/64K	64K/64K/256K	512K/1M	32K/64K	16K/16K/256K	12K/16K/256K	32K/32K	16K/16K	32K/64K
Issue Rate	4 issue	3-86 instr	4 issue	4 issue	3-86 instr	3 x ROPs	4 issue	4 issue	4 issue
Pipeline Stages	7/9 stages	9/11 stages	7/9 stages	7/8 stages	12/14 stages	22/24 stages	6 stages	6/9 stages	14/15 stages
Out of Order	30 instr	72 ROPs	56 instr	32 instr	40 ROPs	326 ROPs	None	None	None
Renaming regs	48/41	36/36	56 total	16 int/24 fp	40 total	128 total	32/32	None	None
BHT Entries	4K x 9-bit	4K x 2-bit	2K x 2-bit	2K x 2-bit	512	4K x 2-bit	2K x 2-bit	512 x 2-bit	16K x 2-bit
TLB Entries	128/128	280/288	120 unified	128/128	321/640	128/640	64 unified	64/640	128/512D
Memory B/W	2.66GB/s	2.1GB/s	1.5GB/s	1.6GB/s	1.9GB/s	3.2GB/s	5.99 MB/s	1.9GB/s	4.8GB/s
Package	CPGA-568	PGA-462	LGA-544	5CC-1088	PGA-370	CPGA-423	CPGA-527	CLGA-787	1368 FC-LGA
Die Process	0.18u 6M	0.18u 6M	0.25u 2M	0.22u 6m	0.18u 6M	0.18u 6M	0.25u 4M	0.29u 6M	0.18u 7M
Die Size	115mm ²	117mm ²	477mm ²	163mm ²	24mm ²	217mm ²	204mm ²	126mm ²	210mm ²
Transistors	15.4 million	37 million	130 million	23 million	24 million	42 million	7.2 million	3.8 million	29 million
Est mfg cost*	\$140	\$62	\$330	\$110	\$39	\$110	\$175	\$70	\$145
Power(Max)	75W*	76W	60W*	36W*	30W	55W(TDP)	25W*	20W*	65W
Availability	1/001	4/000	3/000	4/000	2/000	4/000	2/000	3/00	4/000

- ◆ Max issue: 4 instructions (many CPUs)
- Max rename registers: 128 (Pentium 4)
- Max BHT: 4K x 9 (Alpha 21264B), 16Kx2 (Ultra III)
- Max Window Size (OOO): 126 instructions (Pent. 4)
- Max Pipeline: 22/24 stages (Pentium 4)

Source: Microprocessor Report, www.MPRonline.com

11

SPEC 2000 Performance 3/2001 Source: Microprocessor Report, www.MPRonline.com

Processor	Alpha 21264B	AMD Athlon PA-8500	HP PowerPA1	IBM PowerPC	Intel Pent III	Intel Pent IV	MIPS R12000	Sun Ultra-III	Sun Ultra-III
Synthetic	Alpha E540 Model E	GA-727A	8000	44P-170	Proc. 420	43000	5012000	Enterprise 450	Blade 1000
Clock Rate	833MHz	1.2GHz	552MHz	450MHz	1GHz	1.5GHz	400MHz	480MHz	900MHz
External Cache	None	None	None	None	None	None	None	None	None
168_gzip	3792	n/a	4211	285	354	553	426	365	349
175_vpr	617	n/a	577	350	401	588	313	232	500
181_mcf	441	n/a	384	498	276	473	563	356	474
186_cray	604	n/a	472	304	523	497	334	176	436
192_parser	360	n/a	361	171	362	472	283	211	412
252_omn	645	n/a	395	280	615	650	360	209	465
253_perfbank	516	n/a	406	215	614	703	246	247	457
254_gup	365	n/a	229	256	443	708	204	171	300
255_vortex	673	n/a	764	312	717	735	294	304	581
256_hmip	560	n/a	349	258	396	420	334	237	505
300_thermal	658	n/a	479	414	394	2X 403.1	451	243	473
SPECint_base2000	518	n/a	417	286	454	524	320	225	438
168_wspide	529	360	360	360	416	759	280	284	497
171_swim	1356	506	261	278	402	1244	300	285	252
172_mgrid	580	272	462	319	274	558	231	226	377
173_applu	424	298	563	327	280	641	237	150	221
177_mesa	313	302	300	330	541	553	289	273	469
178_galgel	558	468	569	429	335	537	989	735	1266
179_ant	1540	213	419	969	410	514	995	500	990
183_wauke	2181	236	347	560	249	738	222	148	213
187_faccerc	822	411	258	257	307	451	411	459	718
188_arnip	488	221	376	326	294	366	373	313	421
189_bcas	731	237	376	284	349	764	259	209	204
193_mak3	628	365	362	346	297	427	162	202	213
200_sixtrack	340	256	286	234	170	257	199	159	273
301_mpi	553	278	323	349	371	427	202	189	340
SPECint_rate2000	620	324	420	278	325	452	110	224	422

12

Conclusion

- ◆ 1985-2000: 1000X performance
 - Moore's Law transistors/chip => Moore's Law for Performance/MPU
- ◆ Hennessy: industry been following a roadmap of ideas known in 1985 to exploit Instruction Level Parallelism and (real) Moore's Law to get 1.55X/year
 - Caches, Pipelining, Superscalar, Branch Prediction, Out-of-order execution, ...
- ◆ ILP limits: To make performance progress in future need to have explicit parallelism from programmer vs. implicit parallelism of ILP exploited by compiler, HW?
 - Otherwise drop to old rate of 1.3X per year?
 - Less than 1.3X because of processor-memory performance gap?
- ◆ Impact on you: if you care about performance, better think about explicitly parallel algorithms vs. rely on ILP?

13

Dynamic Scheduling in P6 (Pentium Pro, II, III)

Q: How pipeline 1 to 17 byte 80x86 instructions?

- ◆ P6 doesn't pipeline 80x86 instructions
- ◆ P6 decode unit translates the Intel instructions into 72-bit micro-operations (~ MIPS)
- ◆ Sends micro-operations to reorder buffer & reservation stations
- ◆ Many instructions translate to 1 to 4 micro-operations
- ◆ Complex 80x86 instructions are executed by a conventional microprogram (8K x 72 bits) that issues long sequences of micro-operations
- ◆ 14 clocks in total pipeline (~ 3 state machines)

14


Dynamic Scheduling in P6

Parameter	80x86	microops
Max. instructions issued/clock	3	6
Max. instr. complete exec./clock		5
Max. instr. committed/clock		3
Window (Instrs in reorder buffer)		40
Number of reservations stations	20	
Number of rename registers	40	
No. integer functional units (FUs)	2	
No. floating point FUs	1	
No. SIMD Fl. Pt. FUs	1	
No. memory Fus	1 load + 1 store	


15

P6 Pipeline

- ◆ 14 clocks in total (~3 state machines)
- ◆ 8 stages are used for in-order instruction fetch, decode, and issue
 - Takes 1 clock cycle to determine length of 80x86 instructions + 2 more to create the micro-operations (uops)
- ◆ 3 stages are used for out-of-order execution in one of 5 separate functional units
- ◆ 3 stages are used for instruction commit




16



17


Pentium III Die Photo




1st Pentium III, Katmai: 9.5 M transistors, 12.3 * 10.4 mm in 0.25-mi. with 5 layers of aluminum

- ◆ EBL/BBL - Bus logic, Front, Back
- ◆ MOB - Memory Order Buffer
- ◆ Packed FPU - MMX Fl. Pt. (SSE)
- ◆ IEU - Integer Execution Unit
- ◆ FAU - Fl. Pt. Arithmetic Unit
- ◆ MIU - Memory Interface Unit
- ◆ DCU - Data Cache Unit
- ◆ PMH - Page Miss Handler
- ◆ DTLB - Data TLB
- ◆ BAC - Branch Address Calculator
- ◆ RAT - Register Alias Table
- ◆ SIMD - Packed Fl. Pt.
- ◆ RS - Reservation Station
- ◆ BTB - Branch Target Buffer
- ◆ IFU - Instruction Fetch Unit (+I\$)
- ◆ ID - Instruction Decode
- ◆ ROB - Reorder Buffer
- ◆ MS - Micro-instruction Sequencer


P6 Performance: Stalls at decode stage
I\$ misses or lack of RS/Reorder buf. entry




P6 Performance: uops/x86 instr
200 MHz, 8KI\$/8KD\$/256KL2\$, 66 MHz bus




P6 Performance: Branch Mispredict Rate




P6 Performance: Speculation rate
(% instructions issued that do not commit)




P6 Performance: Cache Misses/1k instr



P6 Performance: uops commit/clock



P6 Dynamic Benefit? Sum of parts CPI vs. Actual CPI



Ratio of sum of parts vs. actual CPI: 1.38X avg. (1.29X integer)

AMD Althon

- ◆ Similar to P6 microarchitecture (Pentium III), but more resources
- ◆ Transistors: PIII 24M v. Althon 37M
- ◆ Die Size: 106 mm² v. 117 mm²
- ◆ Power: 30W v. 76W
- ◆ Cache: 16K/16K/256K v. 64K/64K/256K
- ◆ Window size: 40 vs. 72 uops
- ◆ Rename registers: 40 v. 36 int +36 Fl. Pt.
- ◆ BTB: 512 x 2 v. 4096 x 2
- ◆ Pipeline: 10-12 stages v. 9-11 stages
- ◆ Clock rate: 1.0 GHz v. 1.2 GHz
- ◆ Memory bandwidth: 1.06 GB/s v. 2.12 GB/s


Pentium 4

- ◆ Still translate from 80x86 to micro-ops
- ◆ P4 has better branch predictor, more FUs
- ◆ Instruction Cache holds micro-operations vs. 80x86 instructions
 - no decode stages of 80x86 on cache hit
 - called "trace cache" (TC)
- ◆ Faster memory bus: 400 MHz v. 133 MHz
- ◆ Caches
 - Pentium III: L1I 16KB, L1D 16KB, L2 256 KB
 - Pentium 4: L1I 12K uops, L1D 8 KB, L2 256 KB
 - Block size: PIII 32B v. P4 128B; 128 v. 256 bits/clock
- ◆ Clock rates:
 - Pentium III 1 GHz v. Pentium IV 1.5 GHz

Pentium 4 features


- ◆ Multimedia instructions 128 bits wide vs. 64 bits wide => 144 new instructions
 - When used by programs?
 - Faster Floating Point: execute 2 64-bit FP Per clock
 - Memory FU: 1 128-bit load, 1 128-bit store /clock to MMX regs
- ◆ Using RAMBUS DRAM
 - Bandwidth faster, latency same as SDRAM
 - Cost 2X-3X vs. SDRAM
- ◆ ALUs operate at 2X clock rate for many ops
- ◆ Pipeline doesn't stall at this clock rate: uops replay
- ◆ Rename registers: 40 vs. 128; Window: 40 v. 126
- ◆ BTB: 512 vs. 4096 entries (Intel: 1/3 improvement)

Basic Pentium 4 Pipeline




- 1-2 trace cache next instruction pointer
- 3-4 fetch uops from Trace Cache
- 5 drive uops to alloc
- 6 alloc resources (ROB, reg, ...)
- 7-8 rename logic reg to 128 physical reg
- 9 put renamed uops into queue
- 10-12 write uops into scheduler
- 13-14 move up to 6 uops to FU
- 15-16 read registers
- 17 FU execution
- 18 computer flags e.g. for branch instructions
- 19 check branch output with branch prediction
- 20 drive branch check result to frontend

Block Diagram of Pentium 4 Microarchitecture



- ◆ BTB = Branch Target Buffer (branch predictor)
 - ◆ I-TLB = Instruction TLB, Trace Cache = Instruction cache
 - ◆ RF = Register File; AGU = Address Generation Unit
 - ◆ "Double pumped ALU" means ALU clock rate 2X => 2X ALU F.U.s
- From "Pentium 4 (Partially) Previewed," Microprocessor Report, 8/28/00

Pentium 4 Die Photo



- ◆ 42M Xtors
 - PIII: 26M
- ◆ 217 mm²
 - PIII: 106 mm²
- ◆ L1 Execution Cache
 - Buffer 12,000 Micro-Ops
- ◆ 8KB data cache
- ◆ 256KB L2\$

31

Benchmarks: Pentium 4 v. PIII v. Althon

- ◆ SPECbase2000
 - Int, P4@1.5 GHz: 524, PIII@1GHz: 454, AMD Althon@1.2GHz:?
 - FP, P4@1.5 GHz: 549, PIII@1GHz: 329, AMD Althon@1.2GHz:304
- ◆ WorldBench 2000 benchmark (business) PC World magazine, Nov. 20, 2000 (bigger is better)
 - P4 : 164, PIII : 167, AMD Althon: 180
- ◆ Quake 3 Arena: P4 172, Althon 151
- ◆ SYSmark 2000 composite: P4 209, Althon 221
- ◆ Office productivity: P4 197, Althon 209
- ◆ S.F. Chronicle 11/20/00: "... the challenge for AMD now will be to argue that frequency is not the most important thing-- precisely the position Intel has argued while its Pentium III lagged behind the Athlon in clock speed."

32