## Lecture 5: Dependence Analysis and Superscalar Techniques Overview

Instruction dependences, correctness, inst scheduling examples, renaming, speculation, generic superscalar pipelines















## Machine Correctness

- For any inst i, iproduces the same output as in E(D,P) and E(S,P)
- $\Rightarrow$  For any inst *i i* receives the same inputs in E(D,P) as in E(S,P)
- ⇒ For any inst i, i receives the outputs in E(D,P) of its parents in E(S,P)
- Any register or memory work receives the output from the same instruction in E(D,P) and in E(S,P)
- ⇒ In E(D,P) any register or memory word receives the output of inst *j*, where *j* is the last instruction writes to the register or memory word in E(S,P)

11

## Machine Correctness

## E(D,P) = E(S,P) if

- E(D,P) and E(S,P) execute the same set of instructions
- For any inst i, i receives the outputs in E(D,P) of its parents in E(S,P)
- In E(D,P) any register or memory word receives the output of inst j, where j is the last instruction writes to the register or memory word in E(S,P)

12







Inst	IF	ID	Schd	EXE	MEM	WB
L.D	1	2	3	4		6
MULT	1	2	3-5	611	1 -	12
L.D	2	3	4	5	(6)	7
SUB.D	2	3	4-6	78	9	10
DIV.D	3	4	5-11	12-31	11	12
Add.D	3	4	5-8	(9,10)	12	14



Name Dependences and Register Renaming					
Original code:	Renamed code:				
ADD <mark>R3</mark> , R1, R2 SUB <mark>R4</mark> , R4, <mark>R3</mark>	R3, R4, R3, R3 renamed to P6, P7, P8, P9 sequentially				
ADD <mark>R3</mark> , R6, R7 SUB <mark>R3</mark> , R3, <b>R</b> 4	ADD P6, R1, R2 SUB P7, R4, P6				
What prevents parallelism?	SUB P9, R5, P7				
	Finally R3 <= P9, R4 <= P7				
	18				





Modern processors must speculate!

- Branch prediction: SPEC2k INT has one branch per seven instructions!
- Precise interrupt
- Memory disambiguation
- More performance-oriented speculations

Two disjointed but connected issues:

- 1. How to make the best prediction
- 2. What to do when the speculation is wrong

21



Previous correctness condition: E(D,P) and E(S,P) executes the same set of instructions, and ...

Now:

- E(Sp, P) commits the same set of instructions as E(S, P) executes
- For any committed inst / in E(Sp, P), / receives the outputs in E(Sp,P) of its parents in E(S,P)
- In E(Sp, P) any register or memory word receives the output of a committed inst j, where j is the last inst that writes to the register or memory word in E(Sp, P)

22



