Lecture 3: Instruction Set Architecture

ISA types, register usage, evaluation

What Is ISA?

Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must

- Class ISA types: Stack, Accumulator, and





General-purpose Registers

- General-purpose registers are preferred by compilers

Variants of GRP Architecture

- Number of operands in ALU instructions: two or

- - memory-memory: 2 memories, 2 operands; or 3 memories, 3 operands



How Many Registers?

If the number of registers increase:

- Longer register specifiers (difficult encoding)
- Increasing register access time (physical)
- More registers to save in context switch

MIPS64: 32 general-purpose registers

ISA and Performance

- - Simple, fix-length instruction encoding Simple code generation

 - Regularity in CPI
 Higher instruction counts
 Lower instruction density
- CISC with Register-memory instructions
 No extra load in accessing data in memory
 Easy encoding
 Operands being not equivalent
 Restricted #registers due to encoding memory address
 Irregularity in CPI

Memory Addressing

- Developing mode decides now to specify an object to

 Object can be memory location, register, or a constant
 Memory addressing is complicated

 Memory addressing involves many factors

 Memory addressing mode
 Object size
 byte exclusion

Little or Big: Where to Start?

Number 0x5678

Big-endian

Little-endian

- Byte ordering: Where is the first
- ♦ Big-endian: IBM,
- Supporting both: 0000002

Alignment

Align n-byte objects on n-byte boundaries (n = 1, 2, 4, 8)

- One align position, n-1 misaligned positions
- Misaligned access is undiserable
 Expensive logic, slow references
- Aligning in registers may be necessary for bytes and half words

MIPS Data Addressing Modes

- Register
 ADD \$16, \$7, \$8
- Immediate
 ADDI \$17, \$7, <u>100</u>
- Displacement
 LW \$18, 100(\$9)

Only the three are supported for data addressing

Storage Used by Compilers

Register storage

- Holding temporal variables in expression evaluation
- Passing parameters
- Holding variables

Memory storages consists of

- Stack: to hold local variables
- Global data area: to hold statically declared objects
- Heap: to hold dynamic object

Memory Addressing Seen in CISC

- Direct (absolute) ADD R1, (1001)
 - Register indirect SUB R2, (R1)
- Indexed
- Scaled
- SUB R2,
- utoincrement
- Autodecrement
- Memory indirect
 - d more ...
- ADD R1, @(R3) (see textbook p98)

ADD R1, (R2 + R3)

Choosing of Memory Addressing Modes _____

Choosing complex addressing modes

- Close to addressing in high-level language
- May reduce instruction counts (thus fast)
- Increase implementation complexity (may increase cycle time)
- Increase CPI

RISC ISA comes with simple memory addressing, and CISC ISA with complex ones









Operands size, type and format

- In MIPS Opcode encodes operand size

 Ex. ADD for signed integer, ADDU for unsigned integer, ADD.D for double-precision FP

- Decimal format

 4-bits for one decimal digit (0-9), one byte for two decimal digits
 Necessary for business applications

 Fixed Point format in DSP processors:

 Representing fractions in (-1, +1)
 11000101_{fixed point} = -0.1000101₂

Dynamic Instruction Mix (MIPS)

	SPEC2K Int	SPEC2K FP	
Load	<u>26%</u>	<u>15%</u>	
Store	<u>10%</u>	2%	
Add	19%	23%	
Compare	5%	2%	
Cond br	<u>12%</u>	4%	
Cond mv	2%	0%	
Jump	1%	0%	
LOGIC	18%	4%	
FP load		<u>15%</u>	
FP store		<u>7%</u>	
FP others		19%	

