Lecture 3: Instruction Set Architecture

ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation

What Is ISA?

Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine.
For IBM System/360, 1964

- Class ISA types: Stack, Accumulator, and General-purpose register
- ISA is mature and stable
  - Why do we study it?

Stack



- Implicit operands on stack
- Ex. C = A + B

```
Push A
Push B
Add
Pop C
```

- Good code density; used in 60's-70's; now in Java VM

Accumulator



- The accumulator provides an implicit input, and is the implicit place to store the result.
- Ex. C = A + B

```
Load R1, A
Add R3, R1, B
Store R3, C
```

- Used before 1980

General-purpose Registers

- General-purpose registers are preferred by compilers
  - Reduce memory traffic
  - Improve program speed
  - Improve code density
- Usage of general-purpose registers
  - Holding temporal variables in expression evaluation
  - Passing parameters
  - Holding variables
- GPR and RISC and CISC
  - RISC ISA is extensively used for desktop, server, and embedded: MIPS, PowerPC, UltraSPARC, ARM, MIPS16, Thumb
  - CISC: IBM 360/370, VAX, and Intel 80x86

Variants of GRP Architecture

- Number of operands in ALU instructions: two or three

```
Add R1, R2, R3        Add R1, R2
```

- Maximal number of memory operands in ALU instructions: zero, one, two, or three

```
Load R1, A            Load R1, A
Load R2, B            Add R3, R1, B
Add R3, R1, R2
```

- Three popular combinations
  - register-register (load-store): 0 memory, 3 operands
  - register-memory: 1 memory, 2 operands
  - memory-memory: 2 memories, 2 operands; or 3 memories, 3 operands

Register-memory



- There is no implicit operand
- One input operand is register, and one in memory

  Ex. C = A + B

```
Load R1, A
Add R3, R1, B
Store R3, C
```

- Processors include VAX, 80x86

Register-register (Load-store)



- Both operands are registers
- Values in memory must be loaded into a register and stored back
- Ex. C = A + B

```
Load R1, A
Load R2, B
Add R3, R1, R2
Store R3, C
```

- Processors: MIPS, SPARC

How Many Registers?

If the number of registers increase:

- ⇧ Allocate more variables in registers (fast accesses)
- ⇧ Reducing code spill
- ⇧ Reducing memory traffic

- ⇩ Longer register specifiers (difficult encoding)
- ⇩ Increasing register access time (physical registers)
- ⇩ More registers to save in context switch

MIPS64: 32 general-purpose registers

ISA and Performance

CPU time = #inst × CPI × cycle time

- RISC with Register-Register instructions
  - ⇧ Simple, fix-length instruction encoding
  - ⇧ Simple code generation
  - ⇧ Regularity in CPI
  - ⇩ Higher instruction counts
  - ⇩ Lower instruction density
- CISC with Register-memory instructions
  - ⇧ No extra load in accessing data in memory
  - ⇧ Easy encoding
  - ⇩ Operands being not equivalent
  - ⇩ Restricted #registers due to encoding memory address
  - ⇩ Irregularity in CPI

Memory Addressing

Instructions see registers, constant values, and memory

- *Addressing mode* decides how to specify an object to access
  - Object can be memory location, register, or a constant
  - Memory addressing is complicated
- *Memory addressing* involves many factors
  - Memory addressing mode
  - Object size
  - byte ordering
  - alignment

For a memory location, its *effective address* is calculated in a certain form of register content, immediate address, and PC, as specified by the addressing mode

Little or Big: Where to Start?

- Byte ordering: Where is the first byte?
- Big-endian: IBM, SPARC, Mororola
- Little-endian: Intel, DEC
- Supporting both: MIPS, PowerPC



Alignment

Align n-byte objects on n-byte boundaries (n = 1, 2, 4, 8)

- One align position, n-1 misaligned positions
- Misaligned access is undiserable
  - Expensive logic, slow references
- Aligning in registers may be necessary for bytes and half words

13

MIPS Data Addressing Modes

- Register
  ADD $16, $7, $8
- Immediate
  ADDI $17, $7, 100
- Displacement
  LW $18, 100($9)

Only the three are supported for data addressing

14

Storage Used by Compilers

Register storage
- Holding temporal variables in expression evaluation
- Passing parameters
- Holding variables

Memory storages consists of
- Stack: to hold local variables
- Global data area: to hold statically declared objects
- Heap: to hold dynamic objects

15

Memory Addressing Seen in CISC

Direct (absolute)	ADD R1, (1001)
Register indirect	SUB R2, (R1)
Indexed	ADD R1, (R2 + R3)
Scaled	SUB R2, 100(R2)[R3]
Autoincrement	ADD R1, (R2)+
Autodecrement	SUB R2, -(R1)
Memory indirect	ADD R1, @(R3)

And more …

(see textbook p98)

16

Choosing of Memory Addressing Modes

Choosing complex addressing modes
- ⇧ Close to addressing in high-level language
- ⇧ May reduce instruction counts (thus fast)
- ⇩ Increase implementation complexity (may increase cycle time)
- ⇩ Increase CPI

RISC ISA comes with simple memory addressing, and CISC ISA with complex ones

17

How Often Are Those Address Modes?



Usage of address modes, VAX machine, SPEC89

18

Usage of Immediate Operands In RISC



Alpha, SPEC CINT2000 & CFP2000

19

Immediate Size in RISC



Alpha, SPEC CINT2000 & CFP2000

20

Displacement Size in RISC



Displacement bit size: Alpha ISA, SPEC CPU2000 Integer and FP

21

Operands size, type and format

- In MIPS Opcode encodes operand size
  - Ex. ADD for signed integer, ADDU for unsigned integer, ADD.D for double-precision FP
- Most common types include
  - Integer: complement binary numbers
  - Character: ASCII
  - Floating point: IEEE standard 754, single-precision or double-precision
- Decimal format
  - 4-bits for one decimal digit (0-9), one byte for two decimal digits
  - Necessary for business applications
- Fixed Point format in DSP processors:
  - Representing fractions in (-1, +1)
  - $11000101_{\text{fixed point}} = -0.1000101_2$

22

Dynamic Instruction Mix (MIPS)

	SPEC2K Int	SPEC2K FP
Load	26%	15%
Store	10%	2%
Add	19%	23%
Compare	5%	2%
Cond br	12%	4%
Cond mv	2%	0%
Jump	1%	0%
LOGIC	18%	4%
FP load		15%
FP store		7%
FP others		19%

23

Compiler Effects



Architectures change for the needs of compilers

- How do compilers use registers? How many?
- How do compilers use addressing modes?
- Anything that compilers do not like?

24