



Larger MPs
 Separate Memory per Processor Local or Remote access via memory controller 1 Cache Coherency solution: non-cached pages
 Alternative: directory per cache that tracks state of every block in every cache Which caches have a copies of block, dirty vs. clean,
 Info per memory block vs. per cache block? PLUS: In memory => simpler protocol (centralized/one location) MINUS: In memory => directory is f(memory size) vs. f(cache size)
Prevent directory as bottleneck? distribute directory entries with memory, each keeping track of which Procs have copies of their blocks
3







Messaae type	Source	Destination	Msa Content
Read miss	Local cache	Home directory	P, A
 Processoi make P a 	r P reads data at an read sharer and ar	ddress A; range to send data	back
Write miss	Local cache	Home directory	P, A
 Processon make P th 	r P writes data at a he exclusive owner	ddress A; and arrange to send	l data back
Invalidate	Home directory	Remote caches	A
 Invalidat 	e a shared copy at	address A.	
Fetch	Home directory	Remote cache	A
Fetch the	e block at address .	A and send it to its	home directory
Fetch/Invalidate	Home directory	Remote cache	A
 Fetch the invalidate 	e block at address the block in the c	A and send it to its ache	home directory;
Data value reply	Home directory	Local cache	Data
 Return a 	data value from th	e home memory (red	ad miss response)
Data write-back	Remote cache	Home directory	A, Data
 Write-ba 	nck a data value for	address A (invalida	ite response)
			7

Parallel A	pp: Comr	nercial	Workload	
 Online transac (like TPC-B or 	tion proc -C)	essing w	orkload (OL	.TP)
Decision support	ort system	n (DSS)	(like TPC-D)
♦Web index see	arch (Alta	vista)		
Bench mark	% Time	% Time	% Time	
	User Mode	Kernel	I/O time (CPU Idle)	
OLTP	71%	18%	11%	
DSS (range)	82-94%	3-5%	4-13%	
DSS (avg)	87%	4%	9%	
Altovicto	> 98%	< 1%	<1%	











SGI Origin 2000	
A pure NUMA	
\$2 CPUs per node,	
Scales up to 2048 processors	
Design for scientific computation vs. con processing	nmercial
Scalable bandwidth is crucial to Origin	
	14













Example: Sun Wildfir	e Prototype
1. Connect 2-4 SMPs via optional NU 1. Use "off-the-self" SMPs as building	JMA technology block
2.For example, E6000 up to 15 proc CPUs/board)	essor or I/O boards (2
1. Gigaplane bus interconnect, 3.2 Gbyt	es/sec
3. Wildfire Interface board (WFI) up to 112 processors (4 x 28),	replace a CPU board =>
 WFI board supports one coherent ac Each WFI has 3 ports connect to up with a dual directional 800 MB/sec c 	ddress space across 4 SMPs to 3 additional nodes, each connection
 Has a directory cache in WFI interformation of the sent to home node 	ace: local or clean OK,
4. Multiple bus transactions	

1. To red	uce contention for page, has Coherent
Memor	y Replication (CMR)
2.Page-le	evel mechanisms for migrating and
replica	ting pages in memory, coherence is still
mainta	ined at the cache-block level
3.Page co	ounters record misses to remote pages
and to	migrate/replicate pages with high count
4 Miarat	e when a page is primarily used by a node

Synchronization	
Why Synchronize? Need to know when it is s for different processes to use shared data	safe
 For large scale MPs, synchronization can be bottleneck; techniques to reduce contention latency of synchronization 	a and
Study textbook for details	
	23

Γ

Fallacy: Amdahl's Law doesn't apply to parallel computers	
Since some part linear, can't go 100X?	
1987 claim to break it, since 1000X speedup	
 Instead of using fixed data set, scale data set with of processors! 	ז #
 Linear speedup with 1000 processors 	
24	4

Multiprocessor i uture	
What have been proved for: multiprogrammed workloa workloads e.g. OLTP and DSS, scientific applications domains	ids, commercial s in some
Supercomputing 2004: High-performance computing is	s growing?!
Cluster systems are unexpectedly powerful and ine>	kpensive
 Optical networking is being deployed 	
Grid software is under intensive research	
 Claims: Students should learn parallel program from Undergraduates should be required to learn! 	n high school, and
Multiprocessor advances	
 CMP or Chip-level multiprocessing, e.g. IBM Power5 (w 	vith SMT)
 MPs no longer dominate TOP 500, but stay as the buil clusters 	ding blocks for