





## Pipelined Cache Access

#### Alpha 21264 Data cache design

- The cache is 64KB, 2-way associative; cannot be accessed within one-cycle
- One-cycle used for address transfer and data transfer, pipelined with data array access
- Cache clock frequency doubles processor frequency; wave pipelined to achieve the speed



# Two Paths to High ILP

Modern superscalar processors: dynamically scheduled, speculative execution, branch prediction, dynamic memory disambiguation, non-blocking cache => More and more hardware functionalities AND complexities

- Another direction: Let complier take the complexity
  - Simple hardware, smart compiler
  - Static Superscalar, VLIW, EPIC





<pre>Complier Optimization *Example: add a scalar to a vector: for (i=1000; i&gt;0; i=i-1)     x[i] = x[i] + s;</pre>							
♦ MIPS code							
Loop:L.D F0,0(R1) ;F0=vector element							
stall for L.D, assume 1 cycles							
ADD.D F4,F0,F2 ;add scalar from F2 stall for ADD, assume 2 cycles							
S.D 0(R1),F4 ;store result							
DSUBUI R1,R1,8 ;decrement pointer							
BNEZ R1,Loop ;branch R1!=zero							
stall for taken branch, assume 1 cycle							
	11						

Loop unrolling								
1 Loop 2 3 4 5	:L.D ADD.D S.D L.D ADD.D S.D	F0,0(R1) F4,F0,F2 0(R1),F4 F6,-8(R1) F8,F6,F2 -8(R1),F8	1 cycle stall 2 cycles stall ;drop DSUBUI 6 BNEZ					
7	L.D ADD.D	F10,-16(R1) F12,F10,F2	, drop Dobbor & BMEZ					
9 10 11	S.D L.D ADD.D	-16(R1),F12 F14,-24(R1) F16,F14,F2	;drop DSUBUI & BNEZ					
12 13 14 15	S.D DSUBUI BNEZ NOP	-24 (R1),F16 R1,R1,#32 R1,LOOP	;alter to 4*8					
				12				



Register Renaming									
1 Loop	:L.D	F0,0(R1)	1 Loop	L.D	<b>F0</b> ,0(R1)				
2	ADD.D	F4,F0,F2	2	ADD.D	F4,F0,F2				
3	S.D	0(R1),F4	3	S.D	0(R1),F4				
4	L.D	F0,-8(R1)	4	L.D	F6,-8(R1)				
5	ADD.D	F4,F0,F2	5	ADD.D	F8,F6,F2				
6	S.D	-8(R1),F4	6	S.D	-8(R1),F8				
7	L.D	F0,-16(R1)	7	L.D	F10,-16(R1)				
8	ADD.D	F4,F0,F2	8	ADD.D	F12,F10,F2				
9	S.D	-16(R1),F4	9	S.D	-16(R1),F12				
10	L.D	F0,-24(R1)	10	L.D	F14,-24(R1)				
11	ADD.D	F4,F0,F2	11	ADD.D	F16,F14,F2				
12	S.D	-24(R1),F4	12	S.D	-24 (R1),F16				
13	DSUBUI	R1,R1,#32	13	DSUBUI	R1,R1,#32				
14	BNEZ	R1,LOOP	14	BNEZ	R1,LOOP				
15	NOP		15	NOP					
Original register renaming									

FP

ор. 2

ADD.D F8,F6,F2

Int. op/

branch

DSUBUI R1.R1.#48 8

BNEZ R1.LOOP

Clock

1

3

16

#### VLIW Example: Loop Unrolling VLIW: Very Large Instruction Word FP Memorv Memorv Static Superscalar: hardware detects hazard, complier operation 1 reference 1 reference 2 determines scheduling L.D F0,0(R1) L.D.F6.-8(R1) VLIW: complier takes both jobs L.D F10.-16(R1) L.D F14.-24(R1) L.D F18,-32(R1) L.D F22,-40(R1) ADD.D F4,F0,F2 ADD.D F12,F10,F2 ADD.D F16,F14,F2 L.D F26,-48(R1) Each "instruction" has explicit coding for multiple ADD.D F20,F18,F2 ADD.D F24,F22,F2 operations S.D 0(R1),F4 S.D -8(R1),F8 ADD.D F28,F26,F2 S.D -16(R1),F12 S.D -24(R1),F16 There is no or only partial hardware hazard detection S.D -32(R1).F20 S.D -40(R1).F24 No dependence check logic for instruction issued at the same S.D -0(R1).F28 Unrolled 7 times to avoid delays Wide instruction format allows theoretically high ILP 7 results in 9 clocks, or 1.3 clocks per iteration (1.8X) Tradeoff instruction space for simple decoding Average: 2.5 ops per clock, 50% efficiency The long instruction word has room for many operations Note: Need more registers in VLIW (15 in this example) But have to fill with NOOP if no enough operations are found

15





### EPIC/IA-64: Motivation in 1989

"First, it was guite evident from Moore's law that it would soon be possible to fit an entire, highly parallel, ILP processor on a chip.

Second, we believed that the ever-increasing complexity of superscalar processors would have a negative impact upon their clock rate, eventually leading to a leveling off of the rate of increase in microprocessor performance."

Schlansker and Rau, Computer Feb. 2000

- Obvious today: Think about the complexity of P4, 21264, and other superscalar processor; processor complexity has been discussed in many papers since mid-1990s Agarwal et al, "Clock rate versus IPC: The end of the
- road for conventional microarchitectures," ISCA 2000

### EPIC, IA-64, and Itanium

- EPIC: Explicit Parallel Instruction Computing, an architecture framework proposed by HP
- ◆IA-64: An architecture that HP and Intel developed under the EPIC framework
- Itanium: The first commercial processor that implements IA-64 architecture; now Itanium 2

20

22



#### Memory Issues

- Cache specifiers: compiler indicates cache location in load/store; (use analytical models or profiling to find the answers?)
- Complier may actively remove data from cache or put data with poor locality into a special cache; reducing cache pollution
- Complier can speculate that memory alias does not exist thus it can reorder loads and stores
  - Hardware detects any violations
  - Compiler then fixes up

23







#### Comments on Itanium

- Remarkably, the Itanium has many of the features more commonly associated with the dynamically-scheduled pipelines
- Performance: 800MHz Itanium, 1GHz 21264, 2GHz P4
  - SPEC Int: 85% 21264, 60% P4
  - SPEC FP: 108% P4, 120% 21264
  - Power consumption: 178% of P4 (watt per FP op)
- Surprising that an approach whose goal is to rely on compiler technology and simpler HW seems to be at least as complex as dynamically scheduled processors!

27