

Pipelined Cache Access

Alpha 21264 Data cache design

- The cache is 64KB, 2-way associative; cannot be accessed within one-cycle
- One-cycle used for address transfer and data transfer, pipelined with data array access
- Cache clock frequency doubles processor frequency; wave pipelined to achieve the speed

4

7

Two Paths to High ILP

Modern superscalar processors: dynamically scheduled, speculative execution, branch prediction, dynamic memory disambiguation, non-blocking cache => More and more hardware functionalities AND **complexities**

Another direction: Let complier take the complexity

- Simple hardware, smart compiler
- Static Superscalar, VLIW, EPIC

VLIW: Very Large Instruction Word Static Superscalar: hardware detects hazard, complier determines scheduling VLIW: complier takes both jobs Each "instruction" has explicit coding for multiple operations There is no or only partial hardware hazard detection No dependence check logic for instruction issued at the same cycle Wide instruction format allows theoretically high ILP Tradeoff instruction space for simple decoding The long instruction word has room for many operations But have to fill with NOOP if no enough operations are found VLIW Example: Loop Unrolling *Memory Memory FP FP Int. op/ Clock reference 1 reference 2 operation 1 op. 2 branch* L.D F0,0(R1) L.D F6,-8(R1) 1 1 1 1 2 2 3 4 4 5 6 7 7 7 1 2 3 4 5 7 7 7 8 7 7 1 2 4 5 7 7 8 7 7 8 7 1 2 4 5 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 L.D F10,-16(R1) L.D F14,-24(R1) 2 L.D F18,-32(R1) L.D F22,-40(R1) ADD.D F4,F0,F2 ADD.D F8,F6,F2 3
L.D F26,-48(R1) ADD.D F12,F10,F2 ADD.D F16,F14,F2 4 ADD.D F12,F10,F2 ADD.D F16,F14,F2 4
ADD.D F20, F18, F2 ADD.D F24, F22, F2 ADD.D F20,F18,F2 ADD.D F24,F22,F2 5 S.D 0(R1),F4 S.D -8(R1),F8 ADD.D F28,F26,F2 S.D -16(R1),F<u>12 S.D -24(R1),F16</u> 7
S.D -32/R1) F20 S.D -40/R1) F24 7 DSUBUL R1 R1 #48 8 $S.D -32(R1), F20 S.D -40(R1), F24$
 $S.D -0(R1), F28$ Unrolled 7 times to avoid delays 7 results in 9 clocks, or 1.3 clocks per iteration (1.8X) Average: 2.5 ops per clock, 50% efficiency Note: Need more registers in VLIW (15 in this example)

15

17 Scheduling Across Branches Local scheduling or basic block scheduling Typically in a range of 5 to 20 instructions Unrolling may increase basic block size to facilitate scheduling However, what happens if branches exist in loop body? Global scheduling: moving instructions across branches (i.e., cross basic blocks) We cannot change data flow with any branch outputs How to guarantee correctness? **Increase scheduling scope: trace scheduling,** superblock, predicted execution, etc.

16

BNEZ R1,LOOP

EPIC/ IA-64: Motivation in 1989

"First, it was quite evident from Moore's law that it would soon be possible to fit an entire, highly parallel, ILP processor on a chip.
Second, we believed that the ever-increasing

Second, we believed that the ever-increasing complexity of superscalar processors would have a negative impact upon their clock rate, eventually leading to a leveling off of the rate of increase in microprocessor performance."

Schlansker and Rau, Computer Feb. 2000

Obvious today: Think about the complexity of P4, 21264, and other superscalar processor; processor complexity has been discussed in many papers since mid-1990s Agarwal et al, "Clock rate versus IPC: The end of the

road for conventional microarchitectures," ISCA 2000

EPIC, IA-64, and Itanium EPIC: Explicit Parallel Instruction Computing, an architecture framework proposed by HP IA-64: An architecture that HP and Intel developed under the EPIC framework Itanium: The first commercial processor that implements IA-64 architecture; now Itanium 2

20

Example of Itanium

cmp.eq p1, p2 = rl, r2;; (p1) sub r9 = r10, r11 $(p2)$ add $r5 = r6, r7$

code:

21

19

Memory Issues

- Cache specifiers: compiler indicates cache location in load/store; (use analytical models or profiling to find the answers?)
- Complier may actively remove data from cache or put data with poor locality into a special cache; reducing cache pollution
- Complier can speculate that memory alias does not exist thus it can reorder loads and stores
	- Hardware detects any violations
	- Compiler then fixes up

Comments on Itanium

- Remarkably, the Itanium has many of the features more commonly associated with the dynamically-scheduled pipelines
- Performance: 800MHz Itanium, 1GHz 21264, 2GHz P4
	- SPEC Int: 85% 21264, 60% P4
	- SPEC FP: 108% P4, 120% 21264
	- Power consumption: 178% of P4 (watt per FP op)
- Surprising that an approach whose goal is to rely on compiler technology and simpler HW seems to be at least as complex as dynamically scheduled processors!