INTRODUCTION


 

 

 

Computer architecture is a challenging subject to study because it involves understanding how a large number of components interact to form a micro-architecture. Although there are tools to aid in the study of computer architecture, they lack a flexible graphical user interface (GUI) which increases the usability of any software.

Architecture Animator 1.0 has been designed for existing micro-architecture simulation software to enhance the learning and design process. It animates a set of pre-made files, which describe the execution of MIPS instruction set assembly programs as if they were being executed by the pipelined microprocessor found in “Computer Organization and Design: The Hardware/Software Interface, Second Edition” by Hennessey and Patterson. This program allows students to visualize the internal processes of the microprocessor cycle by cycle, showing the details of each instruction as it progresses from stage to stage.

 

Intended Users and Uses

Architecture Animator 1.0 is intended to be an educational tool to assist students learning computer architecture (Iowa State University CprE 305). The users are expected to be familiar with using GUI software, for example MS Word, Netscape Navigator or Real Player. The users should have some basic understanding of the computer architecture. In addition, instructors teaching computer architecture can use this software as a presentation tool in class.

The program uses a number of premade animation files that correspond to MIPS assembly programs. Architecture Animator 1.0 will not let users run their program written in the MIPS Assembly language. Later versions of this program may include this feature.

 

Previous Next