

Improving Performance

· Try and avoid stalls! E.g., reorder these instructions:

lw \$t0, 0(\$t1) lw \$t2, 4(\$t1) sw \$t2, 0(\$t1) sw \$t0, 4(\$t1)

- · Add a "branch delay slot"
 - the next instruction after a branch is always executed
 - rely on compiler to "fill" the slot with something useful
- Superscalar: start more than one instruction in the same cycle

10


Other Issues in Pipelines


- Exceptions
 - Errors in ALU for arithmetic instructions
 - Memory non-availability
- Exceptions lead to a jump in a program
- However, the current PC value must be saved so that the program can return to it back for recoverable errors
- · Multiple exception can occur in a pipeline
- · Preciseness of exception location is important in some cases
- · I/O exceptions are handled in the same manner


Datapath/Controls to Handle Exceptions


What is address 0x40000040? Where should be the ALU overflow signal?

11









Important Facts to Remember


- Pipelined processors divide the execution in multiple steps
- However pipeline hazards reduce performance
 - Structural, data, and control hazard
- Data forwarding helps resolve data hazards
 - But all hazards cannot be resolved
 - Some data hazards require bubble or noop insertion
 - Effects of control hazard reduced by branch prediction
 - Predict always taken, delayed slots, branch prediction table
- Structural hazards are resolved by duplicating resources Time of n instructions depends on n, # of stages k, # of control hazard and
- penalty of each step, # of data hazards and penalty for each Time = n + k - 1 + load hazard penalty + branch penalty
- Load hazard penalty is 1 or 0 cycle depending on data use with forwarding

17

branch penalty is 3, 2, 1, or zero cycles depending on scheme

Design and Performance Issues With Pipelining

- Pipelined processors are not EASY to design
- Technology affect implementation
- Instruction set design affect the performance, i.e., beq, bne
- More stages do not lead to higher performance



18

