


Review Forwarding


- Use temporary results, don't wait for them to be written
 - register file forwarding to handle read/write to same register
 - **ALU forwarding**



1

Can't always forward

- Load word can still cause a hazard:
 - an instruction tries to read a register following a load instruction that writes to the same register.




- Thus, we need a hazard detection unit to “stall” the load instruction

2

Stalling


- Hardware detection and no-op insertion is called stalling
- We stall the pipeline by keeping an instruction in the same stage



3

Can't always forward

- Load word can still cause a hazard:
 - an instruction tries to read a register following a load instruction that writes to the same register.




- Thus, we need a hazard detection unit to "stall" the load instruction

4

Hazard Detection Unit


- Stall by letting an instruction that won't write anything go forward



5

Branch Hazards


- When we decide to branch, other instructions are in the pipeline!



- We are predicting "branch not taken"
 - need to add hardware for flushing instructions if we are wrong

6


Flushing Instructions



Where is the equality test? When and where instructions are flushed?

7

Flushing Example



Assume $\$1 == \3 ; which instruction will be affected?

8



9


- 10

Other Issues in Pipelines

- **Exceptions**
 - **Errors in ALU for arithmetic instructions**
 - **Memory non-availability**
- **Exceptions lead to a jump in a program**
- **However, the current PC value must be saved so that the program can return to it back for recoverable errors**
- **Multiple exception can occur in a pipeline**
- **Preciseness of exception location is important in some cases**
- **I/O exceptions are handled in the same manner**


11

Datapath/Controls to Handle Exceptions




What is address 0x40000040? Where should be the ALU overflow signal?

12



Assume “add \$1, \$2, \$1” overflows; which instructions to flush?


13



Where is “sw \$25, 1000(\$0)” from?

14


Superscalar Architecture



Where are the complexities?

15

A Modern Pipelined Microprocessor



Big issue: complexity! How about dependence detection, forwarding, and exception handling?

16


Important Facts to Remember

- Pipelined processors divide the execution in multiple steps
- However pipeline hazards reduce performance
 - Structural, data, and control hazard
- Data forwarding helps resolve data hazards
 - But all hazards cannot be resolved
 - Some data hazards require bubble or noop insertion
- Effects of control hazard reduced by branch prediction
 - Predict always taken, delayed slots, branch prediction table
 - Structural hazards are resolved by duplicating resources
- Time of n instructions depends on n , # of stages k , # of control hazard and penalty of each step, # of data hazards and penalty for each
- $\text{Time} = n + k - 1 + \text{load hazard penalty} + \text{branch penalty}$
- Load hazard penalty is 1 or 0 cycle depending on data use with forwarding
- branch penalty is 3, 2, 1, or zero cycles depending on scheme

17


Design and Performance Issues With Pipelining

- Pipelined processors are not EASY to design
- Technology affect implementation
- Instruction set design affect the performance, i.e., beq, bne
- More stages do not lead to higher performance



18


Real Stuff: Pentium, Pentium Pro, Pentium 4 Pipeline



P5 Microarchitecture



P6 Microarchitecture



NetBurst Microarchitecture

- Pentium (P5) = 5 stages
Pentium Pro, II, III (P6) = 10 stages
- Pentium 4 (NetBurst) = 20 stages
- *What are critical to performance?*

From "Pentium 4 (Partially) Previewed," Microprocessor Report, 8/28/00