





CprE 2810: Digital Logic

Instructor: Alexander Stoytchev


<http://www.ece.iastate.edu/~alexs/classes/>

i281 CPU Architecture


*CprE 2810: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev*



i281 CPU



i281 CPU



i281 CPU

Drawing Convention

- **Inputs enter from the left (for each box)**
- **Outputs exit from the right (for each box)**
- **Control lines are vertical arrows (come from the top)**

i281 CPU

- **The CPU was designed specifically for this class ☺**

i281 CPU

- **The CPU was designed specifically for this class ☺**
- **It was designed by:**
Kyung-Tae Kim and Alexander Stoytchev

i281 CPU Web Links

Download link for the software and hardware that comes with Bubble Sort preinstalled:

https://www.ece.iastate.edu/~alexs/classes/i281_CPU/


Download link for a ZIP file with the hardware version that comes with PONG preinstalled:

https://www.ece.iastate.edu/~alexs/classes/2025_Fall_2810/labs/Lab_13/

Web link for the i281 Simulator:


https://www.ece.iastate.edu/~alexs/classes/i281_simulator/index.html


i281 Simulator



To try the simulator, go to the class web page and follow the link.

How to Play Pong in the Simulator





click on Examples and then select Pong

Successfully Assembled

[Downloads ▾](#)[Syntax Highlighting: ON](#)[Load New File](#)[Go to CPU →](#)[← click the Green button](#)



Assembly Code:

.data			
0...3	empty	BYTE	0,0,0,0
4...7	display	BYTE	64,0,0,4
8...11	shape	BYTE	64,8,64,1
12	incDec	BYTE	1
13...15	switch	BYTE	0,0,3
.code			
0	NOOP		

Current Instruction:

i281 CPU Running: Pong

About




Speed:50

- ☐ Auto Mode on
- ☒ Game Mode on
- ☐ Register View
- ☐ Start PC @ 32
- ☒ Stop At End
- ☐ Show Description
- ☐ Show Bus Width
- ☒ Syntax Highlighting
- ☒ Show Data Path
- ☒ Show Control Path

RUN STEP RESET LOAD

Game Mode in the Simulator



Speed:100

- | | |
|--|---|
| ☒ Auto Mode on | ☐ Show Description |
| ☒ Game Mode on | ☐ Show Bus Width |
| ☐ Register View | ☒ Syntax Highlighting |
| ☐ Start PC @ 32 | ☒ Show Data Path |
| ☒ Stop At End | ☒ Show Control Path |

RUN

STEP

RESET

LOAD

Game Mode in the Simulator

The interface displays a digital display with three groups of digits: two groups of two digits (00 and 00) and one group of four digits (0000). Below the display is a row of 16 switches, with the 6th switch from the left highlighted in red. Below the switches is a row of 16 binary digits: 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0.

Below the switches is a speed slider labeled "Speed:100". The slider is a horizontal bar with a black knob at the right end, which is highlighted in red.

Below the speed slider is a list of checkboxes arranged in two columns:


- Auto Mode on (checked)
- Game Mode on (checked)
- Register View (unchecked)
- Start PC @ 32 (unchecked)
- Stop At End (checked)
- Show Description (unchecked)
- Show Bus Width (unchecked)
- Syntax Highlighting (checked)
- Show Data Path (checked)
- Show Control Path (checked)

At the bottom of the interface are four buttons: RUN, STEP, RESET, and LOAD.

Annotations in red text:

- click on Switch 6 to move the paddle up/down
- use the slider to increase the sped to 100
- check these two boxes

Game Mode in the Simulator




Speed:100

- | | |
|--|---|
| ☒ Auto Mode on | ☐ Show Description |
| ☒ Game Mode on | ☐ Show Bus Width |
| ☐ Register View | ☒ Syntax Highlighting |
| ☐ Start PC @ 32 | ☒ Show Data Path |
| ☒ Stop At End | ☒ Show Control Path |







click reset to play again

The i281 Simulator Was Implemented by a Senior Design Team (Fall 2020/Spring 2021)





The i281 Simulator Was Implemented by a Senior Design Team (Fall 2020/Spring 2021)




The i281e CPU

The hardware version of the i281 was implemented by another Senior Design Team (Fall 2023/Spring 2024)







The CPU Components




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU







i281 CPU




i281 CPU




i281 CPU




i281 CPU







These 16 switches are used for input into the Code Memory.




0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0



These 8 switches are used for input into the Data Memory.




0 1 0 0 0 0 0 0




0 1 0 0 0 0 0 0


This switch controls
the paddle in PONG




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU



i281 CPU



The Data Memory




i281 CPU

The Memory Layout

Memory Layout

- **The i281 CPU uses two different memories**



Memory Layout

- The i281 CPU uses two different memories
- Data Memory
16 x 8 bits
- Code Memory
64 x 16 bits

Memory Layout

- The i281 CPU uses two different memories
- Data Memory
16 x 8 bits
- Code Memory
64 x 16 bits

Note that they have different number of bits

Memory Layout

- The i281 CPU uses two different memories
- Data Memory
16 x 8 bits (only 16 bytes!)
- Code Memory
64 x 16 bits (only 128 bytes!)

This is a combined total of 144 bytes!

Memory Layout

- The i281 CPU uses two different memories
- Data Memory
16 x 8 bits (only 16 bytes!)
- Code Memory
64 x 16 bits (only 128 bytes!)

This is a combined total of 144 bytes!

Which is enough to represent 48 pixels on this slide!

Data Memory Layout

- Organized as one contiguous block
- Data Memory
 - Random access
 - Read/write memory
 - 16 x 8 bits
 - Only 16 bytes!

Data Memory Layout

- **Organized as one contiguous block**

- **Data Memory**

Random access

Read/write memory

16 x 8 bits

Only 16 bytes!

**Implemented as a register file with 16 registers,
each of which is 8-bits wide.**

**The register file has one read port and one write
port. It also has a write enable input.**

Video Card

Memory-mapped video memory

The first 8 bytes of the data memory are connected to the 7-segment displays on the Altera board

Writing to these memory cells automatically lights up the displays, which use only the 4 least significant bits

In video game mode each LED is controlled separately using a different set of 7-segment decoders & all 8 bits

The contents of the second 8 bytes of the data memory cannot be visualized, but programs can still use them

Data Memory Contents for the Bubble Sort Program

```
00000111
00000011
00000010
00000001
00000110
00000100
00000101
00001000
00000111
00000000
00000000
00000000
00000000
00000000
00000000
00000000
```

Data Memory Contents for the Bubble Sort Program

Address	Data
0000	00000111
0001	00000011
0010	00000010
0011	00000001
0100	00000110
0101	00000100
0110	00000101
0111	00001000
1000	00000111
1001	00000000
1010	00000000
1011	00000000
1100	00000000
1101	00000000
1110	00000000
1111	00000000

Data Memory Contents for the Bubble Sort Program

Address	Data	Comment
0000	00000111	//array[0]
0001	00000011	//array[1]
0010	00000010	//array[2]
0011	00000001	//array[3]
0100	00000110	//array[4]
0101	00000100	//array[5]
0110	00000101	//array[6]
0111	00001000	//array[7]
1000	00000111	//last
1001	00000000	//temp
1010	00000000	
1011	00000000	
1100	00000000	
1101	00000000	
1110	00000000	
1111	00000000	


Memory-Mapped Video Memory

Address	Data
0000	00000111
0001	00000011
0010	00000010
0011	00000001
0100	00000110
0101	00000100
0110	00000101
0111	00001000
1000	00000111
1001	00000000
1010	00000000
1011	00000000
1100	00000000
1101	00000000
1110	00000000
1111	00000000

Memory-Mapped Video Memory

Address	Data	
0000	00000111	→ 7
0001	00000011	→ 3
0010	00000010	→ 2
0011	00000001	→ 1
0100	00000110	→ 6
0101	00000100	→ 4
0110	00000101	→ 5
0111	00001000	→ 8
1000	00000111	
1001	00000000	
1010	00000000	
1011	00000000	
1100	00000000	
1101	00000000	
1110	00000000	
1111	00000000	

Memory-Mapped Video Memory



Memory-Mapped Video Memory

Address	Data	
0000	00000111	→ 7
0001	00000011	→ 3
0010	00000010	→ 2
0011	00000001	→ 1
0100	00000110	→ 6
0101	00000100	→ 4
0110	01100101	→ 5
0111	00001000	→ 8
1000	00000111	
1001	00000000	
1010	00000000	
1011	00000000	
1100	00000000	
1101	00000000	
1110	00000000	
1111	00000000	

Changing these bits will not affect what is displayed, but it will affect the program.

Memory-Mapped Video Memory

Address	Data	
0000	0 1 000111	→ 1
0001	000 1 0011	→ 3
0010	1 0000010	→ 2
0011	0 1 000001	→ 1
0100	000 1 0110	→ 6
0101	1 0000100	→ 4
0110	0 1 1 00101	→ 5
0111	0 1 001000	→ 8
1000	00000111	
1001	00000000	
1010	00000000	
1011	00000000	
1100	00000000	
1101	00000000	
1110	00000000	
1111	00000000	

Changing these bits will not affect what is displayed, but it will affect the program.

Memory-Mapped Video Memory

Address	Data	
0000	00000111	→ 7
0001	00000011	→ 3
0010	00000010	→ 2
0011	00000001	→ 1
0100	00000110	→ 8
0101	00000100	→ 4
0110	00000101	→ 5
0111	00001000	→ 0
1000	00000111	
1001	00000000	
1010	00000000	
1011	00000000	
1100	00000000	
1101	00000000	
1110	00000000	
1111	00000000	

This memory cell is used by the program, but it cannot be visualized on the 7-segment displays.

Memory-Mapped Video Memory

Address	Data	
0000	00000111	→ 7
0001	00000011	→ 3
0010	00000010	→ 2
0011	00000001	→ 1
0100	00000110	→ 8
0101	00000100	→ 4
0110	00000101	→ 5
0111	00001000	→ 8
1000	00000111	
1001	00000000	
1010	00000000	
1011	00000000	
1100	00000000	
1101	00000000	
1110	00000000	
1111	00000000	

All of these cannot be visualized
on the 7-segment displays.

Memory-Mapped Video Memory in Video Game Mode


Address	Data
0000	00000000
0001	00000000
0010	00000000
0011	00000000
0100	01111001
0101	01010100
0110	01011110
0111	00000000
1000	00000000
1001	00000000
1010	00000000
1011	00000000
1100	00000000
1101	00000000
1110	00000000
1111	00000000

Memory-Mapped Video Memory in Video Game Mode

Address	Data	
0000	00000000	→ 8
0001	00000000	→ 8
0010	00000000	→ 8
0011	00000000	→ 8
0100	01111001	→ 8
0101	01010100	→ 8
0110	01011110	→ 8
0111	00000000	→ 8
1000	00000000	
1001	00000000	
1010	00000000	
1011	00000000	
1100	00000000	
1101	00000000	
1110	00000000	
1111	00000000	

Memory-Mapped Video Memory in Video Game Mode


Address	Data
0000	00000000
0001	00000000
0010	00000000
0011	00000000
0100	01111001
0101	01010100
0110	01011110
0111	00000000
1000	00000000
1001	00000000
1010	00000000
1011	00000000
1100	00000000
1101	00000000
1110	00000000
1111	00000000



In this case the last 7 bits
are used and each controls
one of the 7 LEDs.

Code Memory Layout

- Split into two parts
- BIOS Code Memory (addresses 0 to 31)
 - Read only memory
 - 32 x 16 bits
- User Code Memory (addresses 32 to 63)
 - Read only memory (in User mode)
 - Read/Write memory (in BIOS mode)
 - 32 x 16 bits




i281 Simulator

Current Instruction: **LOADI A, 0**

i281 CPU Running: **BubbleSort**

[About](#)



This shows all 32 words
of the user code memory


This shows all 16 bytes
of the data memory

i281 Simulator

Current Instruction: **LOADI A, 0**


i281 CPU Running: **BubbleSort**

[About](#)



Use this button to see
the other 32 words
in the BIOS code memory

The OP CODE Decoder



i281 CPU

The i281 Assembly Instructions

NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with offset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with offset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an offset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an offset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	CoMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

The i281 Assembly Instructions

NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

There are only 26 OPCODEs

NOOP	ADD	SHIFTL
INPUTC	ADDI	SHIFTR
INPUTCF	SUB	CMP
INPUTD	SUBI	JUMP
INPUTDF	LOAD	BRE
MOVE	LOADF	BRZ
LOADI	STORE	BRNE
LOADP	STOREF	BRNZ
		BRG
		BRGE

There are only 26 OPCODEs

NOOP	ADD	SHIFTL
INPUTC	ADDI	SHIFTR
INPUTCF	SUB	CMP
INPUTD	SUBI	JUMP
INPUTDF	LOAD	BRE
MOVE	LOADF	BRZ
LOADI	STORE	BRNE
LOADP	STOREF	BRNZ
		BRG
		BRGE

All of these are available in the assembly language for this processor.
However, three pairs are aliased at the machine language level.

There are only ²⁵~~26~~ OPCODEs

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE

LOADI
LOADP

these two
are aliased

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

They have a different meaning in the assembly language, but the assembler maps them to the same machine language OPCODE.

There are only ²⁵~~26~~ OPCODEs

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

There are only ²⁴~~26~~ OPCODEs

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

these two
are aliased

There are only ²³~~26~~ OPCODEs

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

these two
are aliased


these two
are aliased

There are only 23 OPCODEs


NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP


ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF


SHIFTL
SHIFTR
CMP
JUMP
BRE/BRZ
BRNE/BRNZ
BRG
BRGE




i281 CPU













i281 CPU










I₁₅	I₁₄	I₁₃	I₁₂	I₁₁	I₁₀	I₉	I₈
-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	----------------------	----------------------










i281 CPU

The Control Logic



i281 CPU

[illegible]

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI /LOADP
ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF
SHIFTL
SHIFTR
CMP
JUMP
BRE/BRZ
BRNE/BRNZ
BRG
BRGE

[illegible]

18 control lines

23 one-hot
encoded
OPCODEs

[illegible]

[illegible]

Taken from
these bits of the
instruction

$\mathbf{I}_{15}$	$\mathbf{I}_{14}$	$\mathbf{I}_{13}$	$\mathbf{I}_{12}$	$\mathbf{I}_{11}$	$\mathbf{I}_{10}$	$\mathbf{I}_9$	$\mathbf{I}_8$	$\mathbf{I}_7$	$\mathbf{I}_6$	$\mathbf{I}_5$	$\mathbf{I}_4$	$\mathbf{I}_3$	$\mathbf{I}_2$	$\mathbf{I}_1$	$\mathbf{I}_0$
				$\mathbf{X}_1$	$\mathbf{X}_0$										

[illegible]

Taken from
these bits of the
instruction

$\mathbf{I}_{15}$	$\mathbf{I}_{14}$	$\mathbf{I}_{13}$	$\mathbf{I}_{12}$	$\mathbf{I}_{11}$	$\mathbf{I}_{10}$	$\mathbf{I}_9$	$\mathbf{I}_8$	$\mathbf{I}_7$	$\mathbf{I}_6$	$\mathbf{I}_5$	$\mathbf{I}_4$	$\mathbf{I}_3$	$\mathbf{I}_2$	$\mathbf{I}_1$	$\mathbf{I}_0$
				$\mathbf{X}_1$	$\mathbf{X}_0$										

	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈	C ₉	C ₁₀	C ₁₁	C ₁₂	C ₁₃	C ₁₄	C ₁₅	C ₁₆	C ₁₇	C ₁₈
	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_EN	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

Taken from
these bits of the
instruction

I ₁₅	I ₁₄	I ₁₃	I ₁₂	I ₁₁	I ₁₀	I ₉	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
						Y ₁	Y ₀								

	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈	C ₉	C ₁₀	C ₁₁	C ₁₂	C ₁₃	C ₁₄	C ₁₅	C ₁₆	C ₁₇	C ₁₈
	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_EN	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

Taken from
these bits of the
instruction

I ₁₅	I ₁₄	I ₁₃	I ₁₂	I ₁₁	I ₁₀	I ₉	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
						Y ₁	Y ₀								

[illegible]


	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈	C ₉	C ₁₀	C ₁₁	C ₁₂	C ₁₃	C ₁₄	C ₁₅	C ₁₆	C ₁₇	C ₁₈
	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_EN	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

computed using
the flags register


B1= ZF
 B2= ~ZF
 B3= AND (~ZF, XNOR(NF, OF))
 B4= XNOR(NF, OF)

Zero Flag (ZF)
 Negative Flag (NF)
 Overflow Flag (OF)


The Control Signals




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU



i281 CPU




i281 CPU




i281 CPU

The Five Bus Multiplexers





i281 CPU





i281 CPU


2-to-1 Bus Multiplexer (with 8-bit lines)






























i281 CPU







i281 CPU






i281 CPU






i281 CPU




i281 CPU


2-to-1 Bus Multiplexer (with **6-bit** lines)





2-to-1 Bus Multiplexer (with **6-bit** lines)



Note that the 0 and the 1 are swapped
(in order to simplify the large diagram).









The Four Registers


**(implemented as a register file with
two read ports and one write port)**




i281 CPU



i281 CPU




i281 CPU




i281 CPU

Register A




8-Bit Parallel-Access Register

Register A




Register A




8-Bit Parallel-Access Register

Register B




8-Bit Parallel-Access Register

Register C




8-Bit Parallel-Access Register

Register D





8-Bit Parallel-Access Register





i281 CPU


4-to-1 Bus Multiplexer (with 8-bit lines)










































i281 CPU


4-to-1 Bus Multiplexer (with 8-bit lines)

























i281 CPU

The Data Memory

**(implemented as a register file with
sixteen 8-bit registers that has
one read port and one write port)**




i281 CPU




i281 CPU

8-Bit Parallel-Access Register




The Code Memory

**(implemented as a register file with
64 16-bit registers that has
one read port and one write port)**




i281 CPU




i281 CPU


16-Bit Parallel-Access Register




To Be Covered Later




i281 CPU



i281 CPU



i281 CPU




i281 CPU

Some Additional Topics

Examples of Some Famous Microprocessors

Intel's 4004 Chip




[http://en.wikipedia.org/wiki/Intel_4004]

Technical specifications

- **Maximum clock speed was 740 kHz**
- **Instruction cycle time: 10.8 μ s
(8 clock cycles / instruction cycle)**
- **Instruction execution time 1 or 2 instruction cycles
(10.8 or 21.6 μ s), 46300 to 92600 instructions per
second**
- **Built using 2,300 transistors**

Technical specifications

- **Separate program and data storage.**
- **The 4004, with its need to keep pin count down, used a single multiplexed 4-bit bus for transferring:**
 - 12-bit addresses**
 - 8-bit instructions**
 - 4-bit data words**
- **Instruction set contained 46 instructions (of which 41 were 8 bits wide and 5 were 16 bits wide)**
- **Register set contained 16 registers of 4 bits each**
- **Internal subroutine stack, 3 levels deep.**



Intel 4004 registers

¹₁ ¹₀ ⁰₉ ⁰₈ ⁰₇ ⁰₆ ⁰₅ ⁰₄ ⁰₃ ⁰₂ ⁰₁ ⁰₀ (bit position)

Main registers

		A	Accumulator
	R0	R1	
	R2	R3	
	R4	R5	
	R6	R7	
	R8	R9	
	R10	R11	
	R12	R13	
	R14	R15	

Program counter

PC	Program Counter
----	-----------------

Push-down address call stack


PC1	Call level 1
PC2	Call level 2
PC3	Call level 3

Status register

C	P	Z	S	Flags
---	---	---	---	-------

[http://en.wikipedia.org/wiki/Intel_4004]

Intel's 8086 Chip



[http://en.wikipedia.org/wiki/Intel_8086]

Intel 8086 registers

¹₉ ¹₈ ¹₇ ¹₆ ¹₅ ¹₄ ¹₃ ¹₂ ¹₁ ¹₀ ⁰₉ ⁰₈ ⁰₇ ⁰₆ ⁰₅ ⁰₄ ⁰₃ ⁰₂ ⁰₁ ⁰₀ (bit position)

Main registers

	AH	AL	AX (primary accumulator)
	BH	BL	BX (base, accumulator)
	CH	CL	CX (counter, accumulator)
	DH	DL	DX (accumulator, other functions)

Index registers

0 0 0 0	SI	Source Index
0 0 0 0	DI	Destination Index
0 0 0 0	BP	Base Pointer
0 0 0 0	SP	Stack Pointer

Program counter

0 0 0 0	IP	Instruction Pointer
---------	----	----------------------------


Segment registers

CS	0 0 0 0	Code Segment
DS	0 0 0 0	Data Segment
ES	0 0 0 0	ExtraSegment
SS	0 0 0 0	Stack Segment

Status register

- - - - O D I T S Z - A - P - C	Flags
---------------------------------	-------

[http://en.wikipedia.org/wiki/Intel_8086]



Simplified block diagram of Intel 8088 (a variant of 8086);

1=main registers;
 2=segment registers and IP;
 3=address adder;
 4=internal address bus;
 5=instruction queue;
 6=control unit (very simplified!);
 7=bus interface;
 8=internal databus;
 9=ALU;
 10/11/12=external address/
 data/control bus.

Questions?

THE END