




# **CprE 2810: Digital Logic**

**Instructor: Alexander Stoytchev**

**<http://www.ece.iastate.edu/~alexs/classes/>**

# Register File


*CprE 2810: Digital Logic*  
*Iowa State University, Ames, IA*  
*Copyright © Alexander Stoytchev*

# **Quick Review**

# **Flip-Flop Analogy**

## **(double door)**


# D Flip-Flop Analogy




# D Flip-Flop Analogy

Master Latch

Slave Latch



# D Flip-Flop Analogy




# D Flip-Flop Analogy




Outer Door  
Will Not Unlock When  
Inner Door is Open

Inner Door  
Will Not Unlock When  
Outer Door is Open






# Shift-Register Analogy



# Shift-Register Analogy




Doors 1 and 3 are always  
in the same configuration

Doors 2 and 4 are always  
in the same configuration


# Shift Register

# A simple shift register




[ Figure 5.17a from the textbook ]

# A simple shift register



Positive-edge-triggered  
D Flip-Flop

# A simple shift register



**You need 2 latches to make a flip-flop**




=







# 4-bit Register





# 4-bit Register





# A simple shift register





# A simple shift register





# A simple shift register




# A simple shift register



# A simple shift register




# Simulating a shift register









# Simulating a shift register





# Simulating a shift register





# Simulating a shift register





# Simulating a shift register





# Simulating a shift register





# Simulating a shift register



# Simulating a shift register





# Simulating a shift register









# Simulating a shift register




# Simulating a shift register



# Simulating a shift register



# A simple shift register



(a) Circuit

|       | In | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> | Q <sub>4</sub> = Out |
|-------|----|----------------|----------------|----------------|----------------------|
| $t_0$ | 1  | 0              | 0              | 0              | 0                    |
| $t_1$ | 0  | 1              | 0              | 0              | 0                    |
| $t_2$ | 1  | 0              | 1              | 0              | 0                    |
| $t_3$ | 1  | 1              | 0              | 1              | 0                    |
| $t_4$ | 1  | 1              | 1              | 0              | 1                    |
| $t_5$ | 0  | 1              | 1              | 1              | 0                    |
| $t_6$ | 0  | 0              | 1              | 1              | 1                    |
| $t_7$ | 0  | 0              | 0              | 1              | 1                    |


(b) A sample sequence

This simulation  
goes only up to here

[ Figure 5.17 from the textbook ]

# **Parallel-Access Register**


# 1-Bit Parallel-Access Register




**The 2-to-1 multiplexer is used to select whether to load a new value into the D flip-flop or to retain the old value.**

**The output of this circuit is the Q output of the flip-flop.**

# Positive-Edge-Triggered D Flip-Flop




# 1-bit Parallel-Access Register






# 1-Bit Parallel-Access Register




**If Load = 0, then retain the old value.**

# 1-Bit Parallel-Access Register



**If Load = 1, then load the new value from In.**


# 1-Bit Parallel-Access Register




**If Load = 0, then retain the old value.**

**If Load = 1, then load the new value from In.**


# 4-Bit Parallel-Access Register




# 4-Bit Parallel-Access Register




# 4-Bit Parallel-Access Register



# 4-Bit Parallel-Access Register




# 4-Bit Parallel-Access Register







# 4-Bit Parallel-Access Register




# 4-Bit Parallel-Access Register



# 4-Bit Parallel-Access Register




# 4-Bit Parallel-Access Register




# **Parallel-Access Shift Register**

# Parallel-access shift register




[ Figure 5.18 from the textbook ]

# Parallel-access shift register



When Load=0, this behaves like a shift register.

# Parallel-access shift register



When Load=1, this behaves like a parallel-access register.



# **Register File**

# **Register (Definition)**


**An n-bit structure consisting of flip-flops.**

# Flip-Flop




[<https://www.ebay.com/itm/223956811053?chn=ps&mkevt=1&mkcid=28&var=522710005842>]





# 4-bit Register




# 8-bit Register




# Register file with four 8-bit registers




# Register file with four 8-bit registers




Register A



Register B







Register C



Register D

# Register file with four 8-bit registers







# **Register File (Definition)**












- **A circuit that can store several binary numbers, which can be read or written independently.**
- **Each number is stored in a separate n-bit register.**
- **To write: a decoder selects which register is enabled for writing. An input bus provides the values.**
- **To read: a set of multiplexers select which register will be read and copied to the output bus.**
- **Some register files come with two read ports. In those designs the multiplexer circuitry is doubled.**


**Complete the following circuit diagram to implement a register file with four 2-bit registers, one write port, one read port, and one write enable line.**




## Sample solution by a former student









Register 0






Register 1




Register 2




Register 3







Register A






Register B











Register C




Register D
























# **Components of the Register File**

## **2-to-4 Decoder**






## 2-to-4 Decoder




[ Figure 4.14c from the textbook ]


## 2-to-4 Decoder with Enable Input




## 2-to-4 Decoder with Enable Input




# 2-to-4 Decoder with Enable Input




## 2-to-4 Decoder with Enable Input




## 2-to-4 Decoder with Enable Input



## 2-to-4 Decoder with Enable Input




## 2-to-4 Decoder with Enable Input







## 2-to-4 Decoder with Enable Input




# **4-to-1 Multiplexer**






# 4-to-1 Multiplexer




$$f = \overline{s_1} \overline{s_0} w_0 + \overline{s_1} s_0 w_1 + s_1 \overline{s_0} w_2 + s_1 s_0 w_3$$

[ Figure 4.2c from the textbook ]


# Analysis of the 4-to-1 Multiplexer ( $s_1=0$ and $s_0=0$ )



# Analysis of the 4-to-1 Multiplexer ( $s_1=0$ and $s_0=0$ )




# Analysis of the 4-to-1 Multiplexer ( $s_1=0$ and $s_0=0$ )







# Analysis of the 4-to-1 Multiplexer ( $s_1=0$ and $s_0=0$ )




# Analysis of the 4-to-1 Multiplexer ( $s_1=0$ and $s_0=1$ )




# Analysis of the 4-to-1 Multiplexer ( $s_1=1$ and $s_0=0$ )




# Analysis of the 4-to-1 Multiplexer ( $s_1=1$ and $s_0=1$ )




# Analysis of the 4-to-1 Multiplexer ( $s_1=0$ and $s_0=0$ )




# Analysis of the 4-to-1 Multiplexer ( $s_1=0$ and $s_0=1$ )



# Analysis of the 4-to-1 Multiplexer ( $s_1=1$ and $s_0=0$ )



# Analysis of the 4-to-1 Multiplexer ( $s_1=1$ and $s_0=1$ )







# **Multiplexer Tricks**

**(select one of two 2-bit numbers)**


**Select Either  $A=A_1A_0$  or  $B=B_1B_0$**



Select Either  $A=A_1A_0$  or  $B=B_1B_0$




Select Either  $A=A_1A_0$  or  $B=B_1B_0$




# **Multiplexer Tricks**

**(select one of four 2-bit numbers)**


**Select  $A=A_1A_0$  or  $B=B_1B_0$  or  $C=C_1C_0$  or  $D=D_1D_0$**



Select  **$A=A_1A_0$**  or  $B=B_1B_0$  or  $C=C_1C_0$  or  $D=D_1D_0$




Select  $A=A_1A_0$  or  $B=B_1B_0$  or  $C=C_1C_0$  or  $D=D_1D_0$







Select  $A=A_1A_0$  or  $B=B_1B_0$  or  $C=C_1C_0$  or  $D=D_1D_0$



Select  $A=A_1A_0$  or  $B=B_1B_0$  or  $C=C_1C_0$  or  $D=D_1D_0$





**Select  $A=A_1A_0$  or  $B=B_1B_0$  or  $C=C_1C_0$  or  $D=D_1D_0$**



rotate by 90 degrees


Select  $A=A_1A_0$  or  $B=B_1B_0$  or  $C=C_1C_0$  or  $D=D_1D_0$






# **1-bit Parallel-Access Register**

# 1-bit Parallel-Access Register




1-bit Parallel-Access  
Register

x 8







# 1-Bit Parallel-Access Register




# Positive-Edge-Triggered D Flip-Flop



# 1-bit Parallel-Access Register




**Putting it all Together**




**Register file with eight 10-bit  
registers and two read ports**

# Register file with 2 read ports




Gray lines are 1-bit signals  
Black lines are 10-bit signals

# Register file with 2 read ports







**The i281 CPU has a register file  
with four 8-bit registers  
and two read ports**




i281 CPU




i281 CPU




i281 CPU




i281 CPU



i281 CPU




i281 CPU




i281 CPU







i281 CPU




i281 CPU




i281 CPU



i281 CPU




i281 CPU




i281 CPU

# Register A




8-Bit Parallel-Access Register

# Register A






# Register A




8-Bit Parallel-Access Register

# Register B




8-Bit Parallel-Access Register

# Register C




8-Bit Parallel-Access Register

# Register D





8-Bit Parallel-Access Register




i281 CPU


# 4-to-1 Bus Multiplexer (with 8-bit lines)















































i281 CPU


# 4-to-1 Bus Multiplexer (with 8-bit lines)



























i281 CPU


**Simulation of the execution  
of one line of assembly code:**

**ADD B, A**






i281 CPU





i281 CPU






i281 CPU








i281 CPU



i281 CPU







**Questions?**



**THE END**