




CprE 2810: Digital Logic

Instructor: Alexander Stoytchev

<http://www.ece.iastate.edu/~alexs/classes/>

Intro to Verilog

*CprE 2810: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev*


Administrative Stuff

- **HW3 is due on Monday Sep 15 @ 10pm**
- **HW4 is due on Monday Sep 22 @ 10pm**


Quick Review

The Three Basic Logic Gates


x	NOT
0	1
1	0



x	y	AND
0	0	0
0	1	0
1	0	0
1	1	1




x	y	OR
0	0	0
0	1	1
1	0	1
1	1	1




AND with Switches


AND Circuit




AND Circuit



AND Circuit




AND Circuit




NOT with Switches

NOT Circuit




NOT Circuit




NAND with Switches


NAND Circuit




NAND Circuit



NAND Circuit




NAND Circuit




OR with Switches


OR Circuit




OR Circuit



OR Circuit




OR Circuit




NOR with Switches


NOR Circuit




NOR Circuit



NOR Circuit




NOR Circuit




The Three Basic Logic Gates


x	NOT
0	1
1	0



x	y	AND
0	0	0
0	1	0
1	0	0
1	1	1





x	y	OR
0	0	0
0	1	1
1	0	1
1	1	1



NAND and NOR

x	y	NAND
0	0	1
0	1	1
1	0	1
1	1	0

x	y	NOR
0	0	1
0	1	0
1	0	0
1	1	0



XOR and XNOR


x	y	XOR
0	0	0
0	1	1
1	0	1
1	1	0

x	y	XNOR
0	0	1
0	1	0
1	0	0
1	1	1




XNOR with Switches


XNOR Circuit




XNOR Circuit



XNOR Circuit




XNOR Circuit




XOR with Switches


XOR Circuit




XOR Circuit



XOR Circuit




XOR Circuit






7-Segment Display Example


7-Segment Display




Displaying Some Numbers



Displaying Some Hexadecimal Numbers



Display of numbers



(a) Logic circuit and 7-segment display

	s_1	s_0	a	b	c	d	e	f	g
0	0	0	1	1	1	1	1	1	0
1	0	1	0	1	1	0	0	0	0
2	1	0	1	1	0	1	1	0	1

(b) Truth table

[Figure 2.34 from the textbook]

Display of numbers

	s_1	s_0	a	b	c	d	e	f	g
0	0	0	1	1	1	1	1	1	0
1	0	1	0	1	1	0	0	0	0
2	1	0	1	1	0	1	1	0	1

Display of numbers

	s_1	s_0	a	b	c	d	e	f	g
0	0	0	1	1	1	1	1	1	0
1	0	1	0	1	1	0	0	0	0
2	1	0	1	1	0	1	1	0	1

$$a = \overline{s_0}$$

$$c = \overline{s_1}$$

$$e = \overline{s_0}$$

$$g = s_1 \overline{s_0}$$

$$b = 1$$

$$d = \overline{s_0}$$

$$f = \overline{s_1} \overline{s_0}$$

Intro to Verilog

History


- **Created in 1983/1984**
- **Verilog-95 (IEEE standard 1364-1995)**
- **Verilog 2001 (IEEE Standard 1364-2001)**
- **Verilog 2005 (IEEE Standard 1364-2005)**
- **SystemVerilog**
- **SystemVerilog 2009 (IEEE Standard 1800-2009).**

HDL

- **Hardware Description Language**
- **Verilog HDL**
- **VHDL**

Verilog HDL != VHDL

- **These are two different Languages!**
- **Verilog is closer to C**
- **VHDL is closer to Ada**




[Figure 2.35 from the textbook]


Sample Verilog Program

```
module example1 (x1, x2, s, f);  
    input x1, x2, s;  
    output f;  
  
    not (k, s);  
    and (g, k, x1);  
    and (h, s, x2);  
    or (f, g, h);  
  
endmodule
```


The Three Basic Logic Gates



NOT gate




AND gate



OR gate

You can build any circuit using only these three gates


How to specify a NOT gate in Verilog



NOT gate


How to specify a NOT gate in Verilog

we'll use the letter *y* for the output



NOT gate

How to specify a NOT gate in Verilog




NOT gate

`not (y, x);`

Verilog code

How to specify an AND gate in Verilog




AND gate

`and (f, x1, x2);`

Verilog code

How to specify an OR gate in Verilog




OR gate

`or (f, x1, x2);`


Verilog code

3-input Logic Gates



3-input AND gate


and (f, x1, x2, x3);




3-input OR gate

or (f, x1, x2, x3);


Other Logic Gates




NAND gate



NOR gate




XOR gate



XNOR gate


Other Logic Gates

nand (f, x1, x2);




NAND gate


nor (f, x1, x2);



NOR gate



XOR gate



XNOR gate


xor (f, x1, x2);

xnor (f, x1, x2);

Verilog Code

Structural


Behavioral



Structural Verilog


2-to-1 Multiplexer in Verilog (structural syntax)

2-1 Multiplexer



[Figure 2.36 from the textbook]

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  
  not (k, s);  
  and (g, k, x1);  
  and (h, s, x2);  
  or (f, g, h);  
  
endmodule
```

[Figure 2.36 from the textbook]

[Figure 2.37 from the textbook]

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  
  not (k, s);  
  and (g, k, x1);  
  and (h, s, x2);  
  or (f, g, h);  
  
endmodule
```

[Figure 2.36 from the textbook]


[Figure 2.37 from the textbook]

Verilog Code for a 2-1 Multiplexer



```
module example1 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  
  not (k, s);  
  and (g, k, x1);  
  and (h, s, x2);  
  or (f, g, h);  
  
endmodule
```

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  
  not (k, s);  
  and (g, k, x1);  
  and (h, s, x2);  
  or (f, g, h);  
  
endmodule
```

[Figure 2.36 from the textbook]

[Figure 2.37 from the textbook]

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
    input x1, x2, s;  
    output f;  
  
    not (k, s);  
    and (g, k, x1);  
    and (h, s, x2);  
    or (f, g, h);  
  
endmodule
```

[Figure 2.36 from the textbook]


[Figure 2.37 from the textbook]

Verilog Code for a 2-1 Multiplexer



```
module example1 (x1, x2, s, f);  
    input x1, x2, s;  
    output f;  
  
    not (k, s);  
    and (g, k, x1);  
    and (h, s, x2);  
    or (f, g, h);  
  
endmodule
```

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
    input x1, x2, s;  
    output f;  
  
    not (k, s);  
    and (g, k, x1);  
    and (h, s, x2);  
    or (f, g, h);  
  
endmodule
```

[Figure 2.36 from the textbook]

[Figure 2.37 from the textbook]

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
    input x1, x2, s;  
    output f;  
  
    not (k, s);  
    and (g, k, x1);  
    and (h, s, x2);  
    or (f, g, h);  
  
endmodule
```

[Figure 2.36 from the textbook]


[Figure 2.37 from the textbook]

Verilog Code for a 2-1 Multiplexer



```
module example1 (x1, x2, s, f);  
    input x1, x2, s;  
    output f;  
  
    not (k, s);  
    and (g, k, x1);  
    and (h, s, x2);  
    or (f, g, h);  
  
endmodule
```

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  
  not (k, s);  
  and (g, k, x1);  
  and (h, s, x2);  
  or (f, g, h);  
  
endmodule
```

[Figure 2.36 from the textbook]

[Figure 2.37 from the textbook]

Verilog Code for a 2-1 Multiplexer




```
module example1 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  
  not (k, s);  
  and (g, k, x1);  
  and (h, s, x2);  
  or (f, g, h);  
  
endmodule
```


Behavioral Verilog

Verilog Code

Structural


Behavioral





2-to-1 Multiplexer in Verilog (behavioral-continuous syntax)

Verilog Code for a 2-1 Multiplexer



[Figure 2.36 from the textbook]


```
// Behavioral-Continuous specification
module example3 (x1, x2, s, f);
    input x1, x2, s;
    output f;

    assign f = (~s & x1) | (s & x2);

endmodule
```

[Figure 2.40 from the textbook]

Verilog Code for a 2-1 Multiplexer



// Behavioral-Continuous specification

```
module example3 (x1, x2, s, f);
```

```
  input x1, x2, s;
```

```
  output f;
```


```
  assign f = (~s & x1) | (s & x2);
```

```
endmodule
```

[Figure 2.36 from the textbook]

[Figure 2.40 from the textbook]

Verilog Code for a 2-1 Multiplexer



[Figure 2.36 from the textbook]


```
// Behavioral-Continuous specification
module example3 (x1, x2, s, f);
    input x1, x2, s;
    output f;

    assign f = (~s & x1) | (s & x2);

endmodule
```

[Figure 2.40 from the textbook]

Verilog Code for a 2-1 Multiplexer



[Figure 2.36 from the textbook]

// Behavioral-Continuous specification

```
module example3 (x1, x2, s, f);
```

```
    input x1, x2, s;
```

```
    output f;
```

```
    assign f = (~s & x1) | (s & x2);
```


```
endmodule
```

[Figure 2.40 from the textbook]

2-to-1 Multiplexor in Verilog

(behavioral-procedural specification)

Verilog Code for a 2-1 Multiplexer




[Figure 2.36 from the textbook]

// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  reg f;  
  
  always @(x1 or x2 or s)  
    if (s == 0)  
      f = x1;  
    else  
      f = x2;  
  
endmodule
```

[Figure 2.42 from the textbook]

Verilog Code for a 2-1 Multiplexer



[Figure 2.36 from the textbook]

// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);
```

```
input x1, x2, s;
```

```
output f; 1
```

```
reg f;
```

procedural statement

```
always @(x1 or x2 or s)
```

```
if (s == 0)
```

```
    f = x1;
```


```
else
```

```
    f = x2;
```

```
endmodule
```

[Figure 2.42 from the textbook]

Verilog Code for a 2-1 Multiplexer



The always block is executed only when one of the signals in the sensitivity list has changed its value.

// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);
    input x1, x2, s;
    output f;
    reg f;


    always @(x1 or x2 or s)
        if (s == 0)
            f = x1;
        else
            f = x2;

endmodule
```

[Figure 2.42 from the textbook]

[Figure 2.36 from the textbook]

Verilog Code for a 2-1 Multiplexer



reg: does not need to be computed all the time.
It stores a value until you write to it a new value.


// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);  
    input x1, x2, s;  
    output f; 1 of type register  
    reg f; (can store a value)
```

```
    always @(x1 or x2 or s)  
        if (s == 0)  
            f = x1;  
        else  
            f = x2;
```

```
endmodule
```

Verilog Code for a 2-1 Multiplexer



Because the signal *f* is updated inside a procedural statement (i.e., inside an `always` block) it must be declared of type `reg`. This is required so it can hold its value until the next time the `always` block is executed, which will happen only when one of the signals on the sensitivity list has changed its value.


// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);
  input x1, x2, s;
  output f; 1 of type register
  reg f; (can store a value)

  always @(x1 or x2 or s)
    if (s == 0)
      f = x1;
    else
      f = x2;

endmodule
```

Verilog Code for a 2-1 Multiplexer



// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);
```

```
input x1, x2, s;
```

```
output f;
```

```
reg f;
```

```
always @(x1 or x2 or s)
```

```
if (s == 0)
```

```
    f = x1;
```

```
else
```

```
    f = x2;
```

```
endmodule
```

Verilog Code for a 2-1 Multiplexer

A 2-to-1 Multiplexer has:

- **one output f**
- **two inputs: x_1 and x_2**
- **It also has another input line s**
- **If $s=0$, then the output is equal to x_1**
- **If $s=1$, then the output is equal to x_2**

// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  reg f;  
  
  always @(x1 or x2 or s)  
    if (s == 0)  
      f = x1;  
    else  
      f = x2;  
  
endmodule
```

Verilog Code for a 2-1 Multiplexer

A 2-to-1 Multiplexer has:

- one output f
 - two inputs: x_1 and x_2
 - It also has another input line s
- If $s=0$, then the output is equal to x_1
 - If $s=1$, then the output is equal to x_2

// Behavioral-Procedural specification

```
module example5 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  reg f;
```

```
  always @(x1 or x2 or s)  
    if (s == 0)  
      f = x1;  
    else  
      f = x2;
```

```
endmodule
```

always@ syntax

always @(x,y)

always @(x or y)

always @(*)

always @*

always@ syntax

always @(x,y)


always @(x or y)

always @(*)

always @*

Leave it to the Verilog compiler to figure out which signals appear in the always block and add them to the sensitivity list.

Verilog Code for a 2-1 Multiplexer



[Figure 2.36 from the textbook]

// Behavioral-Procedural specification

```
module example5 (input x1, x2, s, output reg f);
```

```
    always @(x1, x2, s)
```

```
        if (s == 0)
```

```
            f = x1;
```

```
        else
```

```
            f = x2;
```

```
endmodule
```

[Figure 2.43 from the textbook]

Structural v.s. Behavioral

Verilog Code: Structural v.s. Behavioral

```
// Structural specification
module example1 (x1, x2, s, f);
    input x1, x2, s;
    output f;

    not (k, s);
    and (g, k, x1);
    and (h, s, x2);
    or (f, g, h);

endmodule
```

[Figure 2.37 from the textbook]

```
// Behavioral-Continuous specification
module example3 (x1, x2, s, f);
    input x1, x2, s;
    output f;

    assign f = (~s & x1) | (s & x2);

endmodule
```

[Figure 2.40 from the textbook]

Verilog Code: Structural v.s. Behavioral

```
// Structural specification
module example1 (x1, x2, s, f);
    input x1, x2, s;
    output f;

    not (k, s);
    and (g, k, x1);
    and (h, s, x2);
    or (f, g, h);

endmodule
```

[Figure 2.37 from the textbook]

```
// Behavioral-Procedural specification
module example5 (x1, x2, s, f);
    input x1, x2, s;
    output f;
    reg f;

    always @(x1 or x2 or s)
        if (s == 0)
            f = x1;
        else
            f = x2;

endmodule
```

[Figure 2.42 from the textbook]

Behavioral Verilog: Continuous v.s. Procedural

// Behavioral-Continuous specification


```
module example3 (x1, x2, s, f);  
  input x1, x2, s;  
  output f;  
  
  assign f = (~s & x1) | (s & x2);  
  
endmodule
```

[Figure 2.40 from the textbook]

// Behavioral-Procedural specification


```
module example5 (x1, x2, s, f);  
  input x1, x2, s;  
  output f; 1  
  reg f;  
  
  always @(x1 or x2 or s)  
    if (s == 0)  
      f = x1;  
    else  
      f = x2;  
  
endmodule
```

[Figure 2.42 from the textbook]




Another Example

Let's Write the Code for This Circuit



[Figure 2.39 from the textbook]

Structural Verilog



[Figure 2.39 from the textbook]

```

module example2 (x1, x2, x3, x4, f, g, h);
    input x1, x2, x3, x4;
    output f, g, h;


    and (z1, x1, x3);
    and (z2, x2, x4);
    or (g, z1, z2);
    or (z3, x1, ~x3);
    or (z4, ~x2, x4);
    and (h, z3, z4);
    or (f, g, h);

endmodule

```

[Figure 2.38 from the textbook]

Structural Verilog



[Figure 2.39 from the textbook]

```


module example2 (x1, x2, x3, x4, f, g, h);
    input x1, x2, x3, x4;
    output f, g, h;

    and (z1, x1, x3);
    and (z2, x2, x4);
    or (g, z1, z2);
    or (z3, x1, ~x3);
    or (z4, ~x2, x4);
    and (h, z3, z4);
    or (f, g, h);

endmodule
    
```

[Figure 2.38 from the textbook]

Behavioral Verilog



```
module example4 (x1, x2, x3, x4, f, g, h);  
  input x1, x2, x3, x4;  
  output f, g, h;  
  
  assign g = (x1 & x3) | (x2 & x4);  
  assign h = (x1 | ~x3) & (~x2 | x4);  
  assign f = g | h;  
  
endmodule
```

[Figure 2.39 from the textbook]

[Figure 2.41 from the textbook]

Structural v.s. Behavioral

```
module example2 (x1, x2, x3, x4, f, g, h);  
    input x1, x2, x3, x4;  
    output f, g, h;  
  
    and (z1, x1, x3);  
    and (z2, x2, x4);  
    or (g, z1, z2);  
    or (z3, x1, ~x3);  
    or (z4, ~x2, x4);  
    and (h, z3, z4);  
    or (f, g, h);  
  
endmodule
```


// structural

```
module example4 (x1, x2, x3, x4, f, g, h);  
    input x1, x2, x3, x4;  
    output f, g, h;  
  
    assign g = (x1 & x3) | (x2 & x4);  
    assign h = (x1 | ~x3) & (~x2 | x4);  
    assign f = g | h;  
  
endmodule
```

// behavioral-continuous

Yet Another Example

A logic circuit with two modules



[Figure 2.44 from the textbook]


The adder module

$$\begin{array}{r}
 a \\
 + b \\
 \hline
 s_1 s_0
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 0 \\
 \hline
 0 \ 0
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 1 \\
 \hline
 0 \ 1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 0 \\
 \hline
 0 \ 1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 1 \\
 \hline
 1 \ 0
 \end{array}$$

(a) Evaluation of $S = a + b$


a	b	s_1	s_0
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

(b) Truth table



(c) Logic network

The adder module



```
// An adder module
module adder (a, b, s1, s0);
    input a, b;
    output s1, s0;

    assign s1 = a & b;
    assign s0 = a ^ b;

endmodule
```

The display module

	s_1	s_0	a	b	c	d	e	f	g
0	0	0	1	1	1	1	1	1	0
1	0	1	0	1	1	0	0	0	0
2	1	0	1	1	0	1	1	0	1

$$a = \overline{s_0}$$

$$c = \overline{s_1}$$

$$e = \overline{s_0}$$

$$g = s_1 \overline{s_0}$$

$$b = 1$$

$$d = \overline{s_0}$$

$$f = \overline{s_1} \overline{s_0}$$

The display module

$$a = \overline{s_0}$$

$$b = 1$$

$$c = \overline{s_1}$$

$$d = \overline{s_0}$$

$$e = \overline{s_0}$$

$$f = \overline{s_1} \overline{s_0}$$

$$g = s_1 \overline{s_0}$$

// A module for driving a 7-segment display

module display (s1, s0, a, b, c, d, e, f, g);

input s1, s0;

output a, b, c, d, e, f, g;

assign a = ~s0;

assign b = 1;

assign c = ~s1;

assign d = ~s0;

assign e = ~s0;


assign f = ~s1 & ~s0;

assign g = s1 & ~s0;

endmodule

Putting it all together

Top-level module



// An adder module

module adder (a, b, s1, s0)

input a, b;

output s1, s0;

assign s1 = a & b;

assign s0 = a ^ b;

endmodule

// A module for driving a 7-segment display

module display (s1, s0, a, b, c, d, e, f, g);

input s1, s0;

output a, b, c, d, e, f, g;

assign a = ~s0;

assign b = 1;

assign c = ~s1;

assign d = ~s0;

assign e = ~s0;

assign f = ~s1 & ~s0;

assign g = s1 & ~s0;

endmodule

module adder_display (x, y, a, b, c, d, e, f, g);

input x, y;

output a, b, c, d, e, f, g;

wire w1, w0;


 adder U1 (x, y, w1, w0);

 display U2 (w1, w0, a, b, c, d, e, f, g);

endmodule

Putting it all together

Top-level module



// An adder module

```
module adder (a, b, s1, s0)
```

```
  input a, b;
```

```
  output s1, s0;
```

```
  assign s1 = a & b;
```

```
  assign s0 = a ^ b;
```

```
endmodule
```

// A module for driving a 7-segment display

```
module display (s1, s0, a, b, c, d, e, f, g);
```

```
  input s1, s0;
```

```
  output a, b, c, d, e, f, g;
```

```
  assign a = ~s0;
```

```
  assign b = 1;
```

```
  assign c = ~s1;
```

```
  assign d = ~s0;
```

```
  assign e = ~s0;
```

```
  assign f = ~s1 & ~s0;
```

```
  assign g = s1 & ~s0;
```

```
endmodule
```

```
module adder_display (x, y, a, b, c, d, e, f, g);
```

```
  input x, y;
```

```
  output a, b, c, d, e, f, g;
```

```
  wire w1, w0;
```


```
  adder U1 (x, y, w1, w0);
```

```
  display U2 (w1, w0, a, b, c, d, e, f, g);
```

```
endmodule
```

Putting it all together

Top-level module



// An adder module

```
module adder (a, b, s1, s0)
```

```
  input a, b;
```

```
  output s1, s0;
```

```
  assign s1 = a & b;
```

```
  assign s0 = a ^ b;
```

```
endmodule
```

// A module for driving a 7-segment display

```
module display (s1, s0, a, b, c, d, e, f, g);
```

```
  input s1, s0;
```

```
  output a, b, c, d, e, f, g;
```

```
  assign a = ~s0;
```

```
  assign b = 1;
```

```
  assign c = ~s1;
```

```
  assign d = ~s0;
```

```
  assign e = ~s0;
```

```
  assign f = ~s1 & ~s0;
```

```
  assign g = s1 & ~s0;
```

```
endmodule
```

```
module adder_display (x, y, a, b, c, d, e, f, g);
```

```
  input x, y;
```

```
  output a, b, c, d, e, f, g;
```

```
  wire w1, w0;
```


```
  adder U1 (x, y, w1, w0);
```

```
  display U2 (w1, w0, a, b, c, d, e, f, g);
```

```
endmodule
```

Putting it all together

Top-level module



// An adder module

```
module adder (a, b, s1, s0)
```

```
  input a, b;
```

```
  output s1, s0;
```

```
  assign s1 = a & b;
```

```
  assign s0 = a ^ b;
```

```
endmodule
```

// A module for driving a 7-segment display

```
module display (s1, s0, a, b, c, d, e, f, g);
```

```
  input s1, s0;
```

```
  output a, b, c, d, e, f, g;
```

```
  assign a = ~s0;
```

```
  assign b = 1;
```

```
  assign c = ~s1;
```

```
  assign d = ~s0;
```

```
  assign e = ~s0;
```

```
  assign f = ~s1 & ~s0;
```

```
  assign g = s1 & ~s0;
```

```
endmodule
```

```
module adder_display (x, y, a, b, c, d, e, f, g);
```

```
  input x, y;
```

```
  output a, b, c, d, e, f, g;
```

```
  wire w1, w0; variables of type wire  

(neither input nor output)
```


```
  adder U1 (x, y, w1, w0);
```

```
  display U2 (w1, w0, a, b, c, d, e, f, g);
```

```
endmodule
```

Putting it all together

Top-level module



// An adder module

```
module adder (a, b, s1, s0)
```

```
  input a, b;
```

```
  output s1, s0;
```

```
  assign s1 = a & b;
```

```
  assign s0 = a ^ b;
```

```
endmodule
```

// A module for driving a 7-segment display

```
module display (s1, s0, a, b, c, d, e, f, g);
```

```
  input s1, s0;
```

```
  output a, b, c, d, e, f, g;
```

```
  assign a = ~s0;
```

```
  assign b = 1;
```

```
  assign c = ~s1;
```

```
  assign d = ~s0;
```

```
  assign e = ~s0;
```

```
  assign f = ~s1 & ~s0;
```

```
  assign g = s1 & ~s0;
```

```
endmodule
```

```
module adder_display (x, y, a, b, c, d, e, f, g);
```

```
  input x, y;
```

```
  output a, b, c, d, e, f, g;
```

```
  wire w1, w0;
```

must be computed
all the time, unlike reg


```
  adder U1 (x, y, w1, w0);
```

```
  display U2 (w1, w0, a, b, c, d, e, f, g);
```

```
endmodule
```

Putting it all together

Top-level module



// An adder module

```
module adder (a, b, s1, s0)
```

```
  input a, b;
```

```
  output s1, s0;
```

```
  assign s1 = a & b;
```

```
  assign s0 = a ^ b;
```

```
endmodule
```

// A module for driving a 7-segment display

```
module display (s1, s0, a, b, c, d, e, f, g);
```

```
  input s1, s0;
```

```
  output a, b, c, d, e, f, g;
```

```
  assign a = ~s0;
```

```
  assign b = 1;
```

```
  assign c = ~s1;
```

```
  assign d = ~s0;
```

```
  assign e = ~s0;
```

```
  assign f = ~s1 & ~s0;
```

```
  assign g = s1 & ~s0;
```

```
endmodule
```

```
module adder_display (x, y, a, b, c, d, e, f, g);
```

```
  input x, y;
```

```
  output a, b, c, d, e, f, g;
```

```
  wire w1, w0;
```


```
  adder U1 (x, y, w1, w0);
```

```
  display U2 (w1, w0, a, b, c, d, e, f, g);
```

```
endmodule
```

Putting it all together

Top-level module



// An adder module

```
module adder (a, b, s1, s0)
```

```
  input a, b;
```

```
  output s1, s0;
```

```
  assign s1 = a & b;
```

```
  assign s0 = a ^ b;
```

```
endmodule
```

// A module for driving a 7-segment display

```
module display (s1, s0, a, b, c, d, e, f, g);
```

```
  input s1, s0;
```

```
  output a, b, c, d, e, f, g;
```

```
  assign a = ~s0;
```

```
  assign b = 1;
```

```
  assign c = ~s1;
```

```
  assign d = ~s0;
```

```
  assign e = ~s0;
```

```
  assign f = ~s1 & ~s0;
```

```
  assign g = s1 & ~s0;
```

```
endmodule
```

```
module adder_display (x, y, a, b, c, d, e, f, g);
```

```
  input x, y;
```

```
  output a, b, c, d, e, f, g;
```

```
  wire w1, w0;
```

```
  adder U1 (x, y, w1, w0);
```

```
  display U2 (w1, w0, a, b, c, d, e, f, g);
```

```
endmodule
```

Questions?

THE END