

## **CprE 2810: Digital Logic**

**Instructor: Alexander Stoytchev** 

http://www.ece.iastate.edu/~alexs/classes/

# NAND and NOR Logic Networks

CprE 2810: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

#### **Administrative Stuff**

- HW2 is due today, Sep 8 @ 10pm
- Please write clearly on the first page the following three things:
  - Your First and Last Name
  - Your Student ID Number
  - Your Lab Section Letter
- Submit on Canvas as \*one\* PDF file.
- Please orient your pages such that the text can be read without the need to rotate the page.

#### **Administrative Stuff**

- This week we will start with Lab2
- Read the lab assignment and do the prelab at home.
- Complete the prelab on paper before you go to the lab.
   Otherwise, you'll lose 20% of your grade for that lab.

### **Quick Review**

## Minterms (a set of basis functions)

X	у	f <sub>00</sub>
0	0	1
0	1	0
1	0	0
1	1	0

X	у	f <sub>01</sub>
0	0	0
0	1	1
1	0	0
1	1	0

X	у	f <sub>10</sub>
0	0	0
0	1	0
1	0	1
1	1	0

$$f_{00}(x, y)$$

$$f_{01}(x, y)$$

$$f_{10}(x, y)$$

$$f_{11}(x, y)$$

X	у	f <sub>00</sub>
0	0	1
0	1	0
1	0	0
1	1	0

X	у	f <sub>01</sub>
0	0	0
0	1	1
1	0	0
1	1	0

X	у	f <sub>10</sub>
0	0	0
0	1	0
1	0	1
1	1	0

X	у	f <sub>11</sub>
0	0	0
0	1	0
1	0	0
1	1	1

$$f_{00}(x, y)$$

$$f_{01}(x, y)$$

$$f_{10}(x, y)$$

$$f_{11}(x, y)$$

X	у	f <sub>00</sub> (x, y)	f <sub>01</sub> (x, y)	f <sub>10</sub> (x, y)	f <sub>11</sub> (x, y)
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

X	У	x y	<del>x</del> y	x <del>y</del>	ху
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

## **Expressions for the minterms**

$$m_0 = \overline{x} \overline{y}$$
 $m_1 = \overline{x} y$ 
 $m_2 = x \overline{y}$ 
 $m_3 = x y$ 

### **Expressions for the minterms**


0	0	$m_0 = x$	y
0	1	$m_1 = \overline{x}$	y

 $m_3 = x y$ 

 $m_2 = x y$ 

The bars coincide
with the 0's
in the binary expansion
of the minterm sub-index

#### Circuits for the four basis functions



$$f_{00}(x, y) = \overline{x} \, \overline{y}$$

$$\frac{x}{y}$$

$$f_{01}(x, y) = \overline{x} y$$

$$f_{10}(x, y) = x \overline{y}$$

$$y$$
  $y$ 

$$f_{11}(x, y) = x y$$

X	у	f <sub>00</sub>
0	0	1
0	1	0
1	0	0
1	1	0

$$f_{00}(x, y) = \overline{x} \overline{y}$$
  $f_{01}(x, y) = \overline{x} y$   $f_{10}(x, y) = x \overline{y}$   $f_{11}(x, y) = x y$ 

$$f_{01}(x, y) = \overline{x} y$$

$$f_{10}(x, y) = x \overline{y}$$

$$f_{11}(x, y) = x y$$

#### The Four Basis Functions (alternative names)

X	у	f <sub>00</sub>
0	0	1
0	1	0
1	0	0
1	1	0

X	у	f <sub>01</sub>
0	0	0
0	1	1
1	0	0
1	1	0

x	у	f <sub>10</sub>
0	0	0
0	1	0
1	0	1
1	1	0

$$f_{00}(x, y) = \overline{x} \overline{y}$$
  $f_{01}(x, y) = \overline{x} y$   $f_{10}(x, y) = x \overline{y}$   $f_{11}(x, y) = x y$ 

$$f_{01}(x, y) = \overline{x} y$$

$$f_{10}(x, y) = x \overline{y}$$

$$f_{11}(x, y) = x y$$

$$m_0$$

$$m_1$$

$$m_2$$

$$m_3$$

#### **The Four Basis Functions** (minterms)

X	у	m <sub>0</sub>
0	0	1
0	1	0
1	0	0
1	1	0

x	у	m <sub>1</sub>
0	0	0
0	1	1
1	0	0
1	1	0

X	у	m <sub>2</sub>
0	0	0
0	1	0
1	0	1
1	1	0

$$f_{00}(x, y) = \overline{x} \overline{y}$$
  $f_{01}(x, y) = \overline{x} y$   $f_{10}(x, y) = x \overline{y}$   $f_{11}(x, y) = x y$ 

$$f_{01}(x, y) = \overline{x} y$$

$$f_{10}(x, y) = x \overline{y}$$

$$f_{11}(x, y) = x y$$

$$m_0$$

$$m_1$$

$$m_2$$

$$m_3$$

## Maxterms (an alternative set of basis functions)

X	у	M <sub>0</sub>
0	0	0
0	1	1
1	0	1
1	1	1

X	у	<b>M</b> <sub>1</sub>
0	0	1
0	1	0
1	0	1
1	1	1

X	у	$M_2$
0	0	1
0	1	1
1	0	0
1	1	1

X	у	<b>M</b> <sub>3</sub>
0	0	1
0	1	1
1	0	1
1	1	0

$$M_0(x, y)$$

$$M_1(x, y)$$

$$M_2(x, y)$$

$$M_3(x, y)$$

X	у	M <sub>0</sub>
0	0	0
0	1	1
1	0	1
1	1	1

X	у	<b>M</b> <sub>1</sub>
0	0	1
0	1	0
1	0	1
1	1	1

X	у	M <sub>2</sub>
0	0	1
0	1	1
1	0	0
1	1	1

X	у	<b>M</b> <sub>3</sub>
0	0	1
0	1	1
1	0	1
1	1	0

$$M_0(x, y)$$

$$M_1(x, y)$$

$$M_2(x, y)$$

$$M_3(x, y)$$

X	у	$M_0(x, y)$	M <sub>1</sub> (x, y)	$M_2(x, y)$	M <sub>3</sub> (x, y)
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

X	у	x + y	x + <del>y</del>	<del>x</del> + y	$\overline{x} + \overline{y}$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

## **Expressions for the Maxterms**

$$M_0 = x + y$$

$$M_1 = x + \overline{y}$$

$$M_2 = \overline{x} + y$$

$$M_3 = \overline{x} + \overline{y}$$

## **Expressions for the Maxterms**

$$M_0 = x + y$$

$$M_1 = x + \overline{y}$$

$$M_2 = \overline{x} + y$$

$$M_3 = \overline{x} + \overline{y}$$

Note that these are now sums, not products.

### **Expressions for the Maxterms**

	0	0
--	---	---

$$M_0 = x + y$$

$$M_1 = x + \overline{y}$$

$$M_2 = \overline{x} + y$$

$$M_3 = \overline{x} + \overline{y}$$

The bars coincide
with the 1's
in the binary expansion
of the maxterm sub-index

#### **Circuits for the four Maxterms**

$$\begin{array}{c} x \\ y \end{array}$$

$$M_0(x, y) = x + y$$

$$M_1(x, y) = x + \overline{y}$$

$$x$$
  $y$ 

$$M_2(x, y) = \overline{x} + y$$

$$M_3(x, y) = \overline{x} + \overline{y}$$

## **Minterms and Maxterms**

Row number	$x_1$	$x_2$	Minterm	Maxterm
$egin{array}{c} 0 \ 1 \ 2 \ 3 \end{array}$	0 0 1 1	0 1 0 1		$M_0 = x_1 + x_2$ $M_1 = x_1 + \overline{x_2}$ $M_2 = \overline{x_1} + x_2$ $M_3 = \overline{x_1} + \overline{x_2}$

#### **Minterms and Maxterms**

Row number	$x_1$	$x_2$	Minterm	Maxterm
$egin{array}{c} 0 \ 1 \ 2 \ 3 \end{array}$	$\begin{bmatrix} 0 \\ 0 \\ 1 \\ 1 \end{bmatrix}$	0 1 0 1		$M_0 = x_1 + x_2$ $M_1 = x_1 + \overline{x_2}$ $M_2 = \overline{x_1} + x_2$ $M_3 = \overline{x_1} + \overline{x_2}$

Use these for **Sum-of-Products** Minimization (1's of the function)

Use these for **Product-of-Sums** Minimization (0's of the function)

(uses the ones of the function)

Row number	$x_1$	$x_2$	Minterm	$f(x_1, x_2)$
0	0	0		1
1	0	1		1
2	1	0		0
3	1	1		1

Row number	$x_1$	$x_2$	Minterm	$f(x_1, x_2)$
0	0	0		1
1	0	1		1
2	1	0		0
3	1	1		1

Row number	$x_1$	$x_2$	Minterm	$f(x_1, x_2)$
0	0	0	$m_0 = \overline{x}_1 \overline{x}_2$	1
1	0	1	$m_0 = \overline{x}_1 \overline{x}_2$ $m_1 = \overline{x}_1 x_2$	1
2	1	0	$m_2 = x_1 \overline{x}_2$	0
3	1	1	$m_2 = x_1 \overline{x}_2$ $m_3 = x_1 x_2$	1

$$f = m_0 \cdot 1 + m_1 \cdot 1 + m_2 \cdot 0 + m_3 \cdot 1$$
  
=  $m_0 + m_1 + m_3$   
=  $\bar{x}_1 \bar{x}_2 + \bar{x}_1 x_2 + x_1 x_2$ 

(uses the zeros of the function)

(for this logic function)

Row number	$x_1$	$x_2$	Maxterm	$f(x_1, x_2)$
0	0	0	$M_0 = x_1 + x_2$	0
$rac{1}{2}$	$egin{array}{c} 0 \\ 1 \end{array}$	0		$\frac{1}{0}$
3	1	1	$M_3 = \overline{x_1} + \overline{x_2}$	1

(for this logic function)

Row number	$x_1$	$x_2$	Maxterm	$f(x_1, x_2)$
0	0	0	$M_0 = x_1 + x_2$	0
$\frac{1}{2}$	$egin{array}{c} 0 \ 1 \end{array}$	0		$\begin{bmatrix} 1 \\ 0 \end{bmatrix}$
3	1	1	$M_3 = \overline{x_1} + \overline{x_2}$	1

(for this logic function)

Row number	$x_1$	$x_2$	Maxterm	$f(x_1, x_2)$
0	0	0	$M_0 = x_1 + x_2  M_1 = x_1 + \overline{x_2}  M_2 = \overline{x_1} + x_2$	0
1	0	1	$M_1 = x_1 + \overline{x_2}$	1
2	1	0	$M_2 = \overline{x_1} + x_2$	0
3	1	1	$M_3 = \overline{x_1} + \overline{x_2}$	1

$$f(x_1, x_2) = M_0 \bullet M_2 = (x_1 + x_2) \bullet (\overline{x_1} + x_2)$$

#### **Shorthand Notation**

Sum-of-Products (SOP)

$$f(x_1, x_2, x_3) = \sum (m_1, m_4, m_5, m_6)$$

or

$$f(x_1, x_2, x_3) = \sum m(1, 4, 5, 6)$$

Product-of-Sums (POS)

$$f(x_1, x_2, x_3) = \Pi(M_0, M_2, M_3, M_7)$$

or

$$f(x_1, x_2, x_3) = \Pi M(0, 2, 3, 7)$$

### **Shorthand Notation for SOP**

Row number	$x_1$	$x_2$	$x_3$	$f(x_1, x_2, x_3)$
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

$$f(x_1, x_2, x_3) = \sum_{m_1, m_4, m_5, m_6} f(x_1, x_2, x_3) = \sum_{m_1, m_2, m_3} f(x_1, x_2, x_3)$$

or

$$f(x_1, x_2, x_3) = \sum m(1, 4, 5, 6)$$

### **Shorthand Notation**

Row number	$x_1$	$x_2$	$x_3$	Minterm	Maxterm
$egin{array}{c} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ \end{array}$	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$m_0 = \overline{x}_1 \overline{x}_2 \overline{x}_3$ $m_1 = \overline{x}_1 \overline{x}_2 x_3$ $m_2 = \overline{x}_1 x_2 \overline{x}_3$ $m_3 = \overline{x}_1 x_2 x_3$ $m_4 = x_1 \overline{x}_2 \overline{x}_3$ $m_5 = x_1 \overline{x}_2 x_3$ $m_6 = x_1 x_2 \overline{x}_3$ $m_7 = x_1 x_2 x_3$	$M_{0} = x_{1} + x_{2} + x_{3}$ $M_{1} = x_{1} + x_{2} + \overline{x}_{3}$ $M_{2} = x_{1} + \overline{x}_{2} + x_{3}$ $M_{3} = x_{1} + \overline{x}_{2} + \overline{x}_{3}$ $M_{4} = \overline{x}_{1} + x_{2} + x_{3}$ $M_{5} = \overline{x}_{1} + x_{2} + \overline{x}_{3}$ $M_{6} = \overline{x}_{1} + \overline{x}_{2} + x_{3}$ $M_{7} = \overline{x}_{1} + \overline{x}_{2} + \overline{x}_{3}$

$$f(x_1, x_2, x_3) = \sum (m_1, m_4, m_5, m_6)$$

$$f(x_1, x_2, x_3) = \sum m(1, 4, 5, 6)$$

### **Shorthand Notation for POS**

Row number	$x_1$	$x_2$	$x_3$	$f(x_1, x_2, x_3)$
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

$$f(x_1, x_2, x_3) = \Pi(M_0, M_2, M_3, M_7)$$

or

$$f(x_1, x_2, x_3) = \Pi M(0, 2, 3, 7)$$

### **Shorthand Notation**

Row number	$  x_1  $	$x_2$	$x_3$	Minterm	Maxterm
$egin{array}{c} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ \end{array}$	0 0 0 0 1 1 1	$egin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \end{array}$	0 1 0 1 0 1 0		$M_{0} = x_{1} + x_{2} + x_{3}$ $M_{1} = x_{1} + x_{2} + \overline{x}_{3}$ $M_{2} = x_{1} + \overline{x}_{2} + x_{3}$ $M_{3} = x_{1} + \overline{x}_{2} + \overline{x}_{3}$ $M_{4} = \overline{x}_{1} + x_{2} + x_{3}$ $M_{5} = \overline{x}_{1} + x_{2} + \overline{x}_{3}$ $M_{6} = \overline{x}_{1} + \overline{x}_{2} + x_{3}$ $M_{7} = \overline{x}_{1} + \overline{x}_{2} + \overline{x}_{3}$

$$f(x_1, x_2, x_3) = \Pi(M_0, M_2, M_3, M_7)$$

$$f(x_1, x_2, x_3) = \Pi M(0, 2, 3, 7)$$


### **Shorthand Notation**

Row number	$x_1$	$x_2$	$x_3$	Minterm	Maxterm
$egin{array}{c} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ \end{array}$	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$m_0 = \overline{x}_1 \overline{x}_2 \overline{x}_3$ $m_1 = \overline{x}_1 \overline{x}_2 x_3$ $m_2 = \overline{x}_1 x_2 \overline{x}_3$ $m_3 = \overline{x}_1 x_2 x_3$ $m_4 = x_1 \overline{x}_2 \overline{x}_3$ $m_5 = x_1 \overline{x}_2 x_3$ $m_6 = x_1 x_2 \overline{x}_3$ $m_7 = x_1 x_2 x_3$	$M_{0} = x_{1} + x_{2} + x_{3}$ $M_{1} = x_{1} + x_{2} + \overline{x}_{3}$ $M_{2} = x_{1} + \overline{x}_{2} + x_{3}$ $M_{3} = x_{1} + \overline{x}_{2} + \overline{x}_{3}$ $M_{4} = \overline{x}_{1} + x_{2} + x_{3}$ $M_{5} = \overline{x}_{1} + x_{2} + \overline{x}_{3}$ $M_{6} = \overline{x}_{1} + \overline{x}_{2} + x_{3}$ $M_{7} = \overline{x}_{1} + \overline{x}_{2} + \overline{x}_{3}$

Notice that the red and the green are nicely separated and that they cover all possible rows (no gaps).

# **Two New Logic Gates**

### The Three Basic Logic Gates



$$\begin{array}{c} x_1 \\ x_2 \end{array}$$


$$x_1$$
  $x_2$   $x_1 + x_2$ 

NOT gate

AND gate


OR gate

### **NAND Gate**



$x_1$	$x_2$	f
0	0	1
0	1	1
1	0	1
1	1	0

### **NOR Gate**



$x_1$	$x_2$	f
0	0	1
0	1	0
1	0	0
1	1	0

### **AND vs NAND**


$$X_1$$
  $X_2$   $X_1 \cdot X_2$ 

$$x_1$$
 $x_2$ 
 $x_1 \cdot x_2$ 

$x_{I}$	$x_2$	f
0	0	0
0	1	0
1	0	0
1	1	1

$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ \end{array}$$

# **AND** followed by **NOT** = **NAND**




$$x_1$$
 $x_2$ 
 $x_1 \cdot x_2$ 

$x_1$	$x_2$	f	f
0	0	0	1
0	1	0	1
1	0		1
1	1	1	0

$$\begin{array}{c|cccc} x_1 & x_2 & f \\ \hline 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ \end{array}$$

# NAND followed by NOT = AND



$$X_1$$
 $X_2$ 
 $X_1 \cdot X_2$ 

$x_1$	$x_2$	f	f
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \\ \end{array}$$

### OR vs NOR


$$x_1$$
  $x_2$   $x_1 + x_2$ 

$$x_1$$
 $x_2$ 
 $\overline{x_1 + x_2}$ 

$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \\ \end{array}$$

$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \\ \end{array}$$

# OR followed by NOT = NOR




$$x_1$$
 $x_2$ 
 $\overline{x_1 + x_2}$ 

$x_1$	$x_2$	f	f
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

$$\begin{array}{c|cccc} x_1 & x_2 & f \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \\ \end{array}$$

# NOR followed by NOT = OR



$$X_1$$
 $X_2$ 
 $X_1 + X_2$ 

$x_I$	$x_2$	f	f
$\overline{0}$	0	1	0
0	1 0	0	1
1	0	0	1
1	1	0	1


$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \\ \end{array}$$


# Why do we need two more gates?


### Why do we need two more gates?

They can be implemented with fewer transistors.


# They are simpler to implement, but are they also useful?











$\boldsymbol{\mathcal{X}}$	$\boldsymbol{\mathcal{X}}$	f
0	0	1
0	1	1
1	0	1
1	1	0















$\mathcal{X}$	$\overline{\mathcal{X}}$
0	1
1	0




Thus, the two truth tables are equal!



Another way to think about this.


### **Building an AND gate with NAND gates**



#### **Truth Table**

Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

### Building an OR gate with NAND gates



#### **Truth Table**

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

# **Implications**


### **Implications**


Any Boolean function can be implemented with only NAND gates!

# **NOR** gate with NAND gates

#### **Desired NOR Gate**

#### **NAND Construction**





 $\mathbf{Q} = \mathsf{NOT}(\mathbf{A} \ \mathsf{OR} \ \mathbf{B})$ 


= NOT{ NOT[ NOT( **A** AND **A** ) AND NOT( **B** AND **B** )]}

#### **Truth Table**

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	0


### **XOR** gate with NAND gates

#### **Desired XOR Gate**



Q = A XOR B

#### **NAND Construction**




= NOT[ NOT(**A** AND NOT(**A** AND **B**)} AND NOT(**B** AND NOT(**A** AND **B**)} ]

**Truth Table** 

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0


### **XNOR** gate with NAND gates

#### **Desired XNOR Gate**



 $\mathbf{Q} = \mathsf{NOT}(\mathbf{A} \mathsf{XOR} \mathbf{B})$ 


#### **NAND Construction**





= NOT[ NOT[ NOT(**A** AND NOT(**A** AND **B**)) AND NOT(**B** AND NOT(**A** AND **B**)) ] ]

#### **Truth Table**


Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1











$\boldsymbol{\mathcal{X}}$	$\mathcal{X}$	f
0	0	1
0	1	0
1	0	0
1	1	0
















$$X \longrightarrow \overline{X}$$



Thus, the two truth tables are equal!




Another way to think about this.

### Building an OR gate with NOR gates

#### **Desired Gate**

#### **NOR Construction**



**Truth Table** 


Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

# Let's build an AND gate with NOR gates

### Let's build an AND gate with NOR gates

#### **Desired Gate**

**NOR Construction** 



**Truth Table** 

Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

[http://en.wikipedia.org/wiki/NOR\_logic]

# **Implications**


## **Implications**

Any Boolean function can be implemented with only NOR gates!

# NAND gate with NOR gates

#### **Desired Gate**


#### **NOR Construction**



**Truth Table** 

Input A	Input B	Output Q
0	0	1
0	1	1
1	0	1
1	1	0

# **XOR** gate with NOR gates




**Truth Table** 


Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0

# **XNOR** gate with NOR gates

#### **Desired XNOR Gate**




**NOR Construction** 





**Truth Table** 

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1


#### The following examples came from this book









[ Platt 2009 ]




[ Platt 2009 ]



[ Platt 2009 ]



[ Platt 2009 ]




[ Platt 2009 ]

# DeMorgan's Theorem Revisited

# DeMorgan's theorem (in terms of logic gates)

$$x \cdot y = x + y$$


# The other DeMorgan's theorem (in terms of logic gates)



$$x + y = x \cdot y$$


#### **Shortcut Notation**

#### DeMorgan's theorem in terms of logic gates




(Theorem 15.a) 
$$\overline{x \cdot y} = \overline{x + y}$$

#### DeMorgan's theorem in terms of logic gates




(Theorem 15.b) 
$$\overline{X + y} = \overline{X \cdot y}$$

#### Two NOTs in a row




#### Two NOTs in a row



X \_\_\_\_\_ X


#### Two NOTs in a row



$$X \longrightarrow \bigcirc X$$

# NAND-NAND Implementation of Sum-of-Products Expressions

# NAND followed by NOT = AND



$$X_1$$
 $X_2$ 
 $X_1 \bullet X_2$ 

$x_I$	$x_2$	f	f
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \\ \end{array}$$


# **DeMorgan's Theorem**


15a. 
$$\overline{\mathbf{x} \cdot \mathbf{y}} = \overline{\mathbf{x}} + \overline{\mathbf{y}}$$


### **DeMorgan's Theorem**


15a. 
$$\overline{x \cdot y} = \overline{x} + \overline{y}$$


$$= \bigvee_{y = \overline{x} \cdot \overline{y}}^{x \cdot \overline{y}}$$






































This circuit uses only NANDs





This circuit uses only NANDs


## **Another SOP Example**



This circuit uses only NANDs

# NOR-NOR Implementation of Product-of-Sums Expressions

## NOR followed by NOT = OR



$$X_1$$
 $X_2$ 
 $X_1 + X_2$ 

$x_I$	$x_2$	f	f
$\overline{0}$	0	1	0
0	1 0	0	1
1	0	0	1
1	1	0	1

$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \\ \end{array}$$


## **DeMorgan's Theorem**


15b. 
$$\overline{x + y} = \overline{x} \cdot \overline{y}$$


## **DeMorgan's Theorem**


15b. 
$$\overline{x + y} = \overline{x} \cdot \overline{y}$$


$$= \frac{x}{y} \xrightarrow{\overline{x} + \overline{y}}$$






































This circuit uses only NORs






This circuit uses only NORs

## **Another POS Example**





This circuit uses only NORs

## Summary

- Sum-of-Products (SOP) expressions are directly mappable to NAND-NAND implementation.
- Product-of-Sums (POS) expressions are directly mappable to NOR-NOR implementation.

- Going from SOP to NOR-NOR is not that easy.
- Similarly, converting from POS to NAND-NAND implementation requires extra work.

**Questions?** 

## THE END