#### 1. Binary Addition and Subtraction $(4 \times 3pt = 12 \text{ points})$ :


Convert the following integers into binary numbers and perform the addition or subtraction in 2's complement representation. Write your answers and all intermediary steps in the style of Figure 3.9 and 3.10 from the textbook. Use 5-bit numbers for all problems and indicate if any bits need to be ignored.

- a) (+5) + (+9)
- b) (-4) + (-6)
- c) (+1) -(+7)
- d) - (-2) - (-9)

# CprE 2810 HW09 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

# Due Date: Nov. 3, 2025

**2.** Adders (4 x 2pt = 8 points). For each sub-problem in question 1, show the values of all input and output pins in the 5-bit adder/subtractor circuit.



#### 3. Number Conversions (4 x 5 = 20 points)

- (a) Convert 421<sub>10</sub> to hexadecimal.
- (c) Write down the 32-bit floating point representation (in IEEE 754 format) for 13.5
- (d) Convert -66<sub>10</sub> to an 8-bit binary number in 2's complement representation.

#### 4. Multiplexers (15 points)

- a) Draw the truth table for this function:  $f(x, y, z) = \overline{x}yz + (x + y)\overline{z}$
- b) Implement this function using  $\underline{only}$  2-to-1 multiplexers and no other logic gates. You  $\underline{must}$  use the variable z as the select line for the multiplexor in the second stage. Assume that the signals x, y, and z are available  $\underline{only}$  in their non-inverted form. You can also assume that you have access to the constants 0 and 1. Clearly label all inputs, outputs, and pins.
- c) Implement this function using a 4-to-1 multiplexer and one XOR gate. Clearly label all inputs, outputs, and pins of the decoder.

#### 5. Full Subtractor (15 points)


- a) Draw the truth table for a full subtractor with inputs  $x_i$ ,  $y_i$ , and  $b_i$  and outputs  $b_{i+1}$  and  $d_i$ . Here  $b_i$  stands for borrow-in and  $b_{i+1}$  for borrow-out. Also,  $d_i$  stands for difference. The circuit needs to compute the difference  $x_i$   $y_i$  by taking into account any borrow ( $b_i$ ) coming in from the previous stage and generating any borrow out for the next stage ( $b_{i+1}$ ). (5p)
- b) Implement a full subtractor with a minimal number of 2-to-1 multiplexers and no other logic gates. Assume that the input signals are available only in their non-inverted form, along with the constants 0 and 1. Clearly label all inputs, outputs, and pins of your circuit. (10p)




#### 6. Flip-Flops and Timing Diagrams (15 points)

Complete the timing diagram for the specified flip-flop such that the output Q will be as indicated. Assume that the input signal can change only on the vertical lines. Also, assume that the setup time  $t_{su}$  and the hold time  $t_h$  are each equal to the width of one square.


a) Complete the timing diagram for the D input to a positive-edge triggered D flip-flop.




b) Complete the timing diagram for the T input to a positive-edge triggered T flip-flop.



c) Complete the timing diagram for the J input to a positive-edge triggered JK flip-flop. If more than one value is possible for J at any time, indicate that with a don't care (d).



### 7. Equivalent circuits (15 points).



- a) Draw the truth table for the outputs X and Y as functions of P, Q, and R.
- b) Use K-maps to find the minimum-cost SOP expressions for X and Y.
- c) What type of familiar circuit is this equivalent to? Explain.