

CprE 2810: Digital Logic

Instructor: Alexander Stoytchev

<http://www.ece.iastate.edu/~alexs/classes/>

Assembly Language

*CprE 2810: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev*

Assembly Language **(for the i281 CPU)**

CprE 2810: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev

Intel 8086 Example

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

0000:1000                org     1000h        ; Start at 0000:1000h

0000:1000                _memcpy  proc
0000:1000 55              push    bp            ; Set up the call frame
0000:1001 89 E5          mov     bp,sp
0000:1003 06              push    es            ; Save ES
0000:1004 8B 4E 06         mov     cx,[bp+6]     ; Set CX = len
0000:1007 E3 11           jcxz   done           ; If len=0, return
0000:1009 8B 76 04         mov     si,[bp+4]     ; Set SI = src
0000:100C 8B 7E 02         mov     di,[bp+2]     ; Set DI = dst
0000:100F 1E             push    ds            ; Set ES = DS
0000:1010 07             pop     es

0000:1011 8A 04          loop   mov     al,[si] ; Load AL from [src]
0000:1013 88 05          loop   mov     [di],al ; Store AL to [dst]
0000:1015 46             loop   inc     si      ; Increment src
0000:1016 47             loop   inc     di      ; Increment dst
0000:1017 49             loop   dec     cx      ; Decrement len
0000:1018 75 F7          loop   jnz    loop    ; Repeat the loop

0000:101A 07             done   pop     es        ; Restore ES
0000:101B 5D             done   pop     bp        ; Restore previous call frame
0000:101C 29 C0          done   sub     ax,ax       ; Set AX = 0
0000:101E C3             done   ret             ; Return
0000:101F                end proc

```

Intel 8086 Example

Memory Address

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

                                org     1000h      ; Start at 0000:1000h

_memcpy proc
    push    bp                    ; Set up the call frame
    mov     bp,sp
    push    es                    ; Save ES
    mov     cx,[bp+6]             ; Set CX = len
    jcxz   done                  ; If len=0, return
    mov     si,[bp+4]             ; Set SI = src
    mov     di,[bp+2]             ; Set DI = dst
    push    ds                    ; Set ES = DS
    pop     es

loop:
    mov     al,[si]               ; Load AL from [src]
    mov     [di],al               ; Store AL to [dst]
    inc     si                    ; Increment src
    inc     di                    ; Increment dst
    dec     cx                    ; Decrement len
    jnz    loop                  ; Repeat the loop

done:
    pop     es                    ; Restore ES
    pop     bp                    ; Restore previous call frame
    sub     ax,ax                 ; Set AX = 0
    ret
end proc
```

0000:1000			
0000:1000	55		
0000:1001	89	E5	
0000:1003	06		
0000:1004	8B	4E	06
0000:1007	E3	11	
0000:1009	8B	76	04
0000:100C	8B	7E	02
0000:100F	1E		
0000:1010	07		
0000:1011	8A	04	
0000:1013	88	05	
0000:1015	46		
0000:1016	47		
0000:1017	49		
0000:1018	75	F7	
0000:101A	07		
0000:101B	5D		
0000:101C	29	C0	
0000:101E	C3		
0000:101F			

Intel 8086 Example

Machine Language

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

0000:1000                org     1000h        ; Start at 0000:1000h

0000:1000    _memcpy    proc
0000:1000    55          push     bp          ; Set up the call frame
0000:1001    89 E5        mov     bp,sp
0000:1003    06          push     es          ; Save ES
0000:1004    8B 4E 06    mov     cx,[bp+6]    ; Set CX = len
0000:1007    E3 11      jcxz   done         ; If len=0, return
0000:1009    8B 76 04    mov     si,[bp+4]    ; Set SI = src
0000:100C    8B 7E 02    mov     di,[bp+2]    ; Set DI = dst
0000:100F    1E        push     ds          ; Set ES = DS
0000:1010    07        pop     es

0000:1011    8A 04      loop   mov     al,[si]    ; Load AL from [src]
0000:1013    88 05      mov     [di],al      ; Store AL to [dst]
0000:1015    46        inc     si          ; Increment src
0000:1016    47        inc     di          ; Increment dst
0000:1017    49        dec     cx          ; Decrement len
0000:1018    75 F7      jnz   loop         ; Repeat the loop

0000:101A    07        done  pop     es          ; Restore ES
0000:101B    5D        pop     bp          ; Restore previous call frame
0000:101C    29 C0     sub     ax,ax        ; Set AX = 0
0000:101E    C3        ret                    ; Return
0000:101F                end proc

```

Intel 8086 Example

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

```

Assembly Language

```

0000:1000                org     1000h           ; Start at 0000:1000h

0000:1000                _memcpy proc
0000:1000 55                push   bp             ; Set up the call frame
0000:1001 89 E5             mov    bp,sp
0000:1003 06                push   es             ; Save ES
0000:1004 8B 4E 06         mov    cx,[bp+6]      ; Set CX = len
0000:1007 E3 11            jcxz  done           ; If len=0, return
0000:1009 8B 76 04         mov    si,[bp+4]      ; Set SI = src
0000:100C 8B 7E 02         mov    di,[bp+2]      ; Set DI = dst
0000:100F 1E                push   ds             ; Set ES = DS
0000:1010 07                pop    es

0000:1011 8A 04            loop   mov    al,[si]  ; Load AL from [src]
0000:1013 88 05            mov    [di],al        ; Store AL to [dst]
0000:1015 46                inc    si             ; Increment src
0000:1016 47                inc    di             ; Increment dst
0000:1017 49                dec    cx             ; Decrement len
0000:1018 75 F7            jnz   loop           ; Repeat the loop

0000:101A 07                done   pop    es       ; Restore ES
0000:101B 5D                pop    bp            ; Restore previous call frame
0000:101C 29 C0            sub    ax,ax         ; Set AX = 0
0000:101E C3                ret                  ; Return
0000:101F                end proc

```

Intel 8086 Example

```


; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

```


Comments

0000:1000		org	1000h	; Start at 0000:1000h	
0000:1000		_memcpy	proc		
0000:1000	55		push	bp	; Set up the call frame
0000:1001	89 E5		mov	bp,sp	
0000:1003	06		push	es	; Save ES
0000:1004	8B 4E 06		mov	cx,[bp+6]	; Set CX = len
0000:1007	E3 11		jcxz	done	; If len=0, return
0000:1009	8B 76 04		mov	si,[bp+4]	; Set SI = src
0000:100C	8B 7E 02		mov	di,[bp+2]	; Set DI = dst
0000:100F	1E		push	ds	; Set ES = DS
0000:1010	07		pop	es	
0000:1011	8A 04	loop	mov	al,[si]	; Load AL from [src]
0000:1013	88 05		mov	[di],al	; Store AL to [dst]
0000:1015	46		inc	si	; Increment src
0000:1016	47		inc	di	; Increment dst
0000:1017	49		dec	cx	; Decrement len
0000:1018	75 F7		jnz	loop	; Repeat the loop
0000:101A	07	done	pop	es	; Restore ES
0000:101B	5D		pop	bp	; Restore previous call frame
0000:101C	29 C0		sub	ax,ax	; Set AX = 0
0000:101E	C3		ret		; Return
0000:101F			end proc		


i281 CPU Architecture




i281 CPU



i281 CPU




i281 CPU



i281 CPU

i281 Simulator

i281 Simulator



To try the simulator, go to the class web page and follow the link.

i281 Example:
Add the numbers from 1 to 5

i281 Example:
Add the numbers from 1 to 5
C Language v.s. Assembly Language

C Version

```
// C Version
//
// Add the numbers from 1 to 5 using a for loop.

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++)
        sum+=i;

    // printf("%d\n", sum);
}
```

i281 Assembly Version

```
.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI  B, 0      ; sum=0
        LOADI  A, 1      ; i=1
        LOAD   D, [N]    ; register_D=N
Loop:   CMP    A, D      ; i<=N ?
        BRG    End      ; exit if i>N
Add:    ADD    B, A      ; sum+=i
        ADDI   A, 1      ; i++
        JUMP   Loop     ; next iteration
End:    STORE  [sum], B  ; update the memory for sum

; Register allocation:
; A: i
; B: sum
; C: <not used>
; D: N
```

i281 Assembly Version

```
.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI  B, 0      ; sum=0
        LOADI  A, 1      ; i=1
        LOAD   D, [N]    ; register_D=N
Loop:   CMP    A, D      ; i<=N ?
        BRG   End       ; exit if i>N
Add:    ADD   B, A       ; sum+=i
        ADDI  A, 1       ; i++
        JUMP  Loop      ; next iteration
End:    STORE  [sum], B  ; update the memory for sum

; Register allocation:
; A: i
; B: sum
; C: <not used>
; D: N
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI  B, 0      ; sum=0
        LOADI  A, 1      ; i=1
        LOAD   D, [N]    ; register_D=N
Loop:   CMP    A, D      ; i<=N ?
        BRG    End      ; exit if i>N
Add:    ADD    B, A      ; sum+=i
        ADDI   A, 1      ; i++
        JUMP   Loop     ; next iteration
End:    STORE  [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD    B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```


Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

`i=1`

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI  A, 1        ; i=1
        LOAD    D, [N]     ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD    B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop       ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

This has no analog in the C version, which is written in a high-level language.

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD   D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Load the value of N into register D.

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE   [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=2

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```


Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI  B, 0      ; sum=0
        LOADI  A, 1      ; i=1
        LOAD   D, [N]    ; register_D=N
Loop:   CMP    A, D      ; i<=N ?
        BRG    End      ; exit if i>N
Add:    ADD    B, A      ; sum+=i
        ADDI   A, 1      ; i++
        JUMP   Loop     ; next iteration
End:    STORE  [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE   [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=3

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE   [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD    B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop       ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=4

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE   [sum], B    ; write B to sum
```


Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=5

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE   [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=6

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]      ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```


Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N        BYTE    5
i        BYTE    ?
sum      BYTE    ?

.code

        LOADI   B, 0        ; sum=0
        LOADI   A, 1        ; i=1
        LOAD    D, [N]     ; register_D=N
Loop:   CMP     A, D        ; i<=N ?
        BRG     End        ; exit if i>N
Add:    ADD     B, A        ; sum+=i
        ADDI   A, 1        ; i++
        JUMP   Loop        ; next iteration
End:    STORE  [sum], B    ; write B to sum
```

**i281 Example:
Add the numbers from 1 to 5**

Assembly Language v.s. Machine Language

i281 Assembly Code

.data

```
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?
```

.code

```
      LOADI   B, 0      ; sum=0
      LOADI   A, 1      ; i=1
      LOAD    D, [N]    ; register_D=N
Loop:  CMP     A, D      ; i<=N ?
      BRG     End      ; exit if i>N
Add:   ADD    B, A      ; sum+=i
      ADDI   A, 1      ; i++
      JUMP   Loop      ; next iteration
End:   STORE  [sum], B  ; update the memory for sum
```

i281 Assembly Code

```
.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code
      LOADI   B, 0
      LOADI   A, 1
      LOAD    D, [N]
Loop:  CMP     A, D
      BRG     End
Add:   ADD    B, A
      ADDI   A, 1
      JUMP   Loop
End:   STORE  [sum], B
```

Mapping Assembly to Machine Code

```
.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code
      LOADI   B, 0
      LOADI   A, 1
      LOAD    D, [N]
Loop:  CMP     A, D
      BRG     End
Add:   ADD    B, A
      ADDI   A, 1
      JUMP   Loop
End:   STORE  [sum], B
```

Assembly Language

Data Memory:

```
00000101
00000000
00000000
```

Code Memory:

```
0011010000000000
0011000000000001
1000110000000000
1101001100000000
1111001000000011
0100010000000000
0101000000000001
1110000011111011
1010010000000010
```

Machine Language

Mapping Assembly to Machine Code

```
.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code
      LOADI   B, 0
      LOADI   A, 1
      LOAD    D, [N]
Loop:  CMP     A, D
      BRG     End
Add:   ADD    B, A
      ADDI   A, 1
      JUMP   Loop
End:   STORE  [sum], B
```

Assembly Language

Data Memory:

```
0000 0101
0000 0000
0000 0000
```

Code Memory:

```
0011 0100 0000 0000
0011 0000 0000 0001
1000 1100 0000 0000
1101 0011 0000 0000
1111 0010 0000 0011
0100 0100 0000 0000
0101 0000 0000 0001
1110 0000 1111 1011
1010 0100 0000 0010
```

Machine Language
in Binary

Mapping Assembly to Machine Code

.data			Data Memory:			
N	BYTE	5	0	5		
i	BYTE	?	0	0		
sum	BYTE	?	0	0		
 .code			 Code Memory:			
	LOADI	B, 0	3	4	0	0
	LOADI	A, 1	3	0	0	1
	LOAD	D, [N]	8	C	0	0
Loop:	CMP	A, D	D	3	0	0
	BRG	End	F	2	0	3
Add:	ADD	B, A	4	4	0	0
	ADDI	A, 1	5	0	0	1
	JUMP	Loop	E	0	F	B
End:	STORE	[sum], B	A	4	0	2

Assembly Language

Machine Language
in Binary

Mapping Assembly to Machine Code

.data			Data Memory:
N	BYTE	5	05
i	BYTE	?	00
sum	BYTE	?	00
.code			Code Memory:
	LOADI	B, 0	34 00
	LOADI	A, 1	30 01
	LOAD	D, [N]	8C 00
Loop:	CMP	A, D	D3 00
	BRG	End	F2 03
Add:	ADD	B, A	44 00
	ADDI	A, 1	50 01
	JUMP	Loop	E0 FB
End:	STORE	[sum], B	A4 02

Assembly Language

Machine Language
in Hexadecimal

**i281 Example:
Add the numbers from 1 to 5**

Preview of OPCODEs

Mapping Assembly to Machine Code

```
.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code
      LOADI   B, 0
      LOADI   A, 1
      LOAD    D, [N]
Loop:  CMP     A, D
      BRG     End
Add:   ADD    B, A
      ADDI   A, 1
      JUMP   Loop
End:   STORE  [sum], B
```

Assembly Language

Data Memory:

```
00000101
00000000
00000000
```

Code Memory:

```
0011010000000000
0011000000000001
1000110000000000
1101001100000000
1111001000000011
0100010000000000
0101000000000001
1110000011111011
1010010000000010
```

Machine Language

Mapping Assembly to Machine Code

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	00110100_00000000
	LOADI	A, 1	00110000_00000001
	LOAD	D, [N]	10001100_00000000
Loop:	CMP	A, D	11010011_00000000
	BRG	End	11110010_00000011
Add:	ADD	B, A	01000100_00000000
	ADDI	A, 1	01010000_00000001
	JUMP	Loop	11100000_11111011
End:	STORE	[sum], B	10100100_00000010

Assembly Language

Machine Language

Mapping Assembly to Machine Code

```
.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code
        LOADI  B, 0
        LOADI  A, 1
        LOAD   D, [N]
Loop:   CMP    A, D
        BRG    End
Add:    ADD    B, A
        ADDI   A, 1
        JUMP   Loop
End:    STORE  [sum], B
```

Assembly Language

Data Memory:

```
00000101
00000000
00000000
```

Code Memory:

```
0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010
```

Machine Language

Mapping Assembly to Machine Code

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Mapping Assembly to Machine Code

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Mapping Assembly to Machine Code

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Mapping Assembly to Machine Code

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

OPCODE Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

OPCODE Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Register Parameter Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Register Parameter Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Second Register Parameter Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Second Register Parameter Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Value / Address / Offset Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Value / Address / Offset Mapping

.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

“Don’t care” bits ...


.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_dd_00000000
	LOADI	A, 1	0011_00_dd_00000001
	LOAD	D, [N]	1000_11_dd_00000000
Loop:	CMP	A, D	1101_00_11_dddddddd
	BRG	End	1111_dd_10_00000011
Add:	ADD	B, A	0100_01_00_dddddddd
	ADDI	A, 1	0101_00_dd_00000001
	JUMP	Loop	1110_dd_dd_11111011
End:	STORE	[sum], B	1010_01_dd_00000010

... are mapped to 0 by the Assembler


.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010

Mapping Assembly to Machine Code


.data			Data Memory:
N	BYTE	5	00000101
i	BYTE	?	00000000
sum	BYTE	?	00000000
.code			Code Memory:
	LOADI	B, 0	0011_01_00_00000000
	LOADI	A, 1	0011_00_00_00000001
	LOAD	D, [N]	1000_11_00_00000000
Loop:	CMP	A, D	1101_00_11_00000000
	BRG	End	1111_00_10_00000011
Add:	ADD	B, A	0100_01_00_00000000
	ADDI	A, 1	0101_00_00_00000001
	JUMP	Loop	1110_00_00_11111011
End:	STORE	[sum], B	1010_01_00_00000010




i281 CPU




i281 CPU




i281 CPU



i281 CPU



i281 CPU



i281 CPU

The Assembly Language Instructions

The i281 Assembly Instructions

NOOP	NO OPeration
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	CoMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

The i281 Assembly Instructions

NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with offset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with offset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an offset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an offset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPARE the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

The OPCODEs

There are only 26 OPCODEs

NOOP	ADD	SHIFTL
INPUTC	ADDI	SHIFTR
INPUTCF	SUB	CMP
INPUTD	SUBI	JUMP
INPUTDF	LOAD	BRE
MOVE	LOADF	BRZ
LOADI	STORE	BRNE
LOADP	STOREF	BRNZ
		BRG
		BRGE

There are only 26 OPCODEs

NOOP	ADD	SHIFTL
INPUTC	ADDI	SHIFTR
INPUTCF	SUB	CMP
INPUTD	SUBI	JUMP
INPUTDF	LOAD	BRE
MOVE	LOADF	BRZ
LOADI	STORE	BRNE
LOADP	STOREF	BRNZ
		BRG
		BRGE

All of these are available in the assembly language for this processor.
However, three pairs are aliased at the machine language level.

There are only ²⁵~~26~~ OPCODEs

NOOP

INPUTC

INPUTCF

INPUTD

INPUTDF

MOVE

LOADI

LOADP

these two
are aliased

ADD

ADDI

SUB

SUBI

LOAD

LOADF

STORE

STOREF

SHIFTL

SHIFTR

CMP

JUMP

BRE

BRZ

BRNE

BRNZ

BRG

BRGE

They have a different meaning in the assembly language, but the assembler maps them to the same machine language OPCODE.

There are only ²⁵~~26~~ OPCODEs

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

There are only ²⁴~~26~~ OPCODES

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

these two
are aliased

There are only ²³~~26~~ OPCODES

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

these two
are aliased

these two
are aliased

There are only 23 OPCODEs

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE/BRZ
BRNE/BRNZ
BRG
BRGE

The OPCODEs

(Mapped to Machine Language)

The OPCODEs

NOOP

0	0	0	0	d	d	d	d	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTC

0	0	0	1	d	d	0	0	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

0	0	0	1	R	X	0	1	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTD

0	0	0	1	d	d	1	0	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

0	0	0	1	R	X	1	1	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MOVE

0	0	1	0	R	X	R	Y	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADI/LOADP

0	0	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

ADD

0	1	0	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADDI

0	1	0	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB

0	1	1	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUBI

0	1	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

1	0	0	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

1	0	0	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

1	0	1	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

1	0	1	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

SHIFTL

1	1	0	0	R	X	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR

1	1	0	0	R	X	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

1	1	0	1	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

JUMP

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRE/BRZ

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNE/BRNZ

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRG

1	1	1	1	d	d	1	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---


BRGE

1	1	1	1	d	d	1	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---


The i281 Assembly Instructions

NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal


Don't do anything for one clock cycle:




i281 CPU



i281 CPU




i281 CPU




Instructions that change the value of the Program Counter based on the contents of the Flags register that were set during the most recent previous arithmetic instruction. If the condition is met the offset in the instruction is added to the Program counter.

- BRE **B**Ranch if **E**qual
- BRZ **B**Ranch if **Z**ero
- BRNE **B**Ranch if **N**ot **E**qual
- BRNZ **B**Ranch if **N**ot **Z**ero
- BRG **B**Ranch if **G**reater
- BRGE **B**Ranch if **G**reater than or **E**qual

i281 CPU




i281 CPU



Arithmetic operations with two registers

ADD	ADD two registers
ADDI	ADD an IMMEDIATE value to a register
SUB	SUBtract two registers
SUBI	SUBtract an IMMEDIATE value from a register
CMP	COMPare the values in two registers

i281 CPU




Arithmetic operations with only one register

SHIFTL **SHIFT** Left all bits in a register
 SHIFTR **SHIFT** Right all bits in a register

c1 c2 c3 c4 c5 c6 c7 c8 c9 c10 c11 c12 c13 c14 c15 c16 c17 c18
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

i281 CPU




Read from the data memory into a register


LOAD LOAD from a data memory address into a register

LOADF LOAD with an offset specified by another register


i281 CPU



i281 CPU



i281 CPU



i281 CPU

The OPCODEs

(With More Details)

ADD

Full name:

ADD two registers

Description:

Add the values stored in two registers. The result of the addition is stored in the first register.

The flags are updated.

Assembly Example:

ADD A, C

Instruction Layout:

0	1	0	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD

Full name:

ADD two registers

		Register
0	0	A
0	1	B
1	0	C
1	1	D

Description:

Add the values stored in two registers. The result of the addition is stored in the first register.

The flags are updated.

Assembly Example:

ADD A, C

Instruction Layout:

0	1	0	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MOVE

Full name:

MOVE

Description:

Move (i.e., copy) the contents of the second register into the first register, overwriting the first register.

This is implemented as $A=B+0$. Thus, the mandatory zeros in the last 8 bits, which must go through the ALU.

The flags are not updated.

Assembly Example:

MOVE A, B

Instruction Layout:

0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB

Full name:

SUBtract two registers

Description:

Subtract the values stored in two registers. This is done by subtracting the second register from the first register. The result of the subtraction is stored in the first register. The flags are updated.

Assembly Example:

SUB B, C

Instruction Layout:

0	1	1	0	0	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

Full name:

CoMPare the values stored in two registers

Description:

Compare two registers by subtracting the second register from the first register. The result of the subtraction is not stored. Only the flags are updated.

Assembly Example:

CMP D, C

Instruction Layout:

1	1	0	1	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

		Register
0	0	A
0	1	B
1	0	C
1	1	D

Full name:

CoMPare the values stored in two registers

Description:

Compare two registers by subtracting the second register from the first register. The result of the subtraction is not stored. Only the flags are updated.

Assembly Example:

CMP D, C

Instruction Layout:

1	1	0	1	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

		Register
0	0	A
0	1	B
1	0	C
1	1	D

Full name:

CoMPare the values stored in two registers

Description:

Compare two registers by subtracting the second register from the first register. The result of the subtraction is not stored. Only the flags are updated.

Assembly Example:

CMP D, C

Instruction Layout:

1	1	0	1	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTL

Full name:

SHIFT Left

Description:

Shift left all bits in a register. The bit that is shifted out is stored in the carry flag. The LSB is set 0.

Update the flags based on the final value.

Assembly Example:

SHIFTL B

Instruction Layout:

1	1	0	0	0	1	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR

Full name:

SHIFT Right

Description:

Shift right all bits in a register. The bit that is shifted out is stored in the carry flag. The MSB is set 0.

Update the flags based on the final value.

Assembly Example:

SHIFTR C

Instruction Layout:

1	1	0	0	1	0	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

JUMP

Full name:

JUMP

Description:

Unconditional jump to the specified address, which is given as a label for some row of the assembly program, but converted to a PC offset in the machine code.

Assembly Example:

JUMP End

Instruction Layout:

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRE

Full name:

BRanch if Equal

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program, but converted to a PC offset in the machine code.

Assembly Example:

BRE Start

Instruction Layout:

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRZ

Full name:

BRanch if Zero (identical to BRE)

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program, but converted to a PC offset in the machine code.

Assembly Example:

BRZ Start

Instruction Layout:

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNE

Full name:

BRanch if Not Equal

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program, but converted to a PC offset in the machine code.

Assembly Example:

BRNE Loop

Instruction Layout:

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNZ

Full name:

BRanch if Not Zero (identical to BRNE)

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program, but converted to a PC offset in the machine code.

Assembly Example:

BRNZ Loop

Instruction Layout:

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRG

Full name:

BRanch if Greater

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program, but converted to a PC offset in the machine code.

Assembly Example:

BRG InnerLoop

Instruction Layout:

1	1	1	1	d	d	1	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRGE

Full name:

BRanch if Greater

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program, but converted to a PC offset in the machine code.

Assembly Example:

BRGE OuterLoop

Instruction Layout:

1	1	1	1	d	d	1	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADDI

Full name:

ADD an Immediate value to a register

Description:

Add the immediate value, which is stored in the last 8 bits of the instruction in the code memory, to the register.

The result of the addition is stored in the same register.

The flags are updated.

Assembly Example:

ADDI A, 3

Instruction Layout:

0	1	0	1	0	0	d	d	0	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADP

Full name:

LOAD a Pointer address into a register

Description:

Load the address of a data memory location into a register. The address is specified by the label for that memory cell, surrounded by curly brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

M BYTE 3 ; this is stored at address 0

N BYTE 5 ; this is stored at address 1

.code

LOADP A, {M}

Instruction Layout:

0	0	1	1	0	0	d	d	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADP

Full name:

LOAD a Pointer address into a register

Description:

Load the address of a data memory location into a register. The address is specified by the label for that memory cell, surrounded by curly brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

`.data`

`M BYTE 3 ; this is stored at address 0`

`N BYTE 5 ; this is stored at address 1`

`.code`

`LOADP A, {M+1} ; +1 is an optional additive constant`

Instruction Layout:

0	0	1	1	0	0	d	d	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

Full name:

LOAD the value from a data memory address into a register

Description:

Load the contents of a data memory cell into a register. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

```
.data
```

```
    N    BYTE 3    ; this is stored at address 0
```

```
    array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3
```

```
.code
```

```
    LOAD C, [array]
```

Instruction Layout:

1	0	0	0	1	0	d	d	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

Full name:

LOAD the value from a data memory address into a register

Description:

Load the contents of a data memory cell into a register. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

`.data`

`N BYTE 3 ; this is stored at address 0`

`array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3`

`.code`

`LOAD C, [array+2] ; +2 is an optional offset constant`

Instruction Layout:

1	0	0	0	1	0	d	d	0	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

Full name:

LOAD but with an offset specified by another register

Description:

Load the contents of a data memory cell into a register. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address from which the value is loaded.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOADI B, 1

LOADF C, [array + B] ; this will load into C the value 7

Instruction Layout:

1	0	0	1	1	0	0	1	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

Full name:

LOAD but with an offset specified by another register

Description:

Load the contents of a data memory cell into a register. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address from which the value is loaded.

Assembly Example:

```
.data
    N    BYTE 3      ; this is stored at address 0
    array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3
.code
    LOADI B, 1
    LOADF C, [array + B + 1] ; this will load into C the value 1
```

Instruction Layout:

1	0	0	1	1	0	0	1	0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

Full name:

STORE a register value into a data memory location

Description:

Store the value of a register into a data memory cell. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOADI D, 5 ; set register D to 5

STORE [array], D ; this will replace the 4 with 5 in array

Instruction Layout:

1	0	1	0	1	1	d	d	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

Full name:

STORE a register value into a data memory location

Description:

Store the value of a register into a data memory cell. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOADI D, 5 ; set register D to 5

STORE [array+2], D ; this will replace the 1 with 5 in array

Instruction Layout:

1	0	1	0	1	1	d	d	0	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

Full name:

STORE but with an offset specified by another register

Description:

Store the value of a register into a data memory cell. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:

```
.data
    array BYTE 4, 7, 8 ; this is stored at addresses 0, 1, 2
.code
    LOADI B, 1          ; register B is set to 1
    LOADI D, 6          ; register D is set to 6
    STOREF [array + B], D ; this will replace the 7 with 6 in array
```

Instruction Layout:

1	0	1	1	1	1	0	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

Full name:

STORE but with an offset specified by another register

Description:


Store the value of a register into a data memory cell. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:


```
.data
    array BYTE 4, 7, 8 ; this is stored at addresses 0, 1, 2
.code
    LOADI B, 1          ; register B is set to 1
    LOADI D, 6          ; register D is set to 6
    STOREF [array + B + 1], D ; this will replace the 8 with 6 in array
```

Instruction Layout:


1	0	1	1	1	1	0	1	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---




i281 CPU




These 16 switches are used for input into the Code Memory.



0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0



These 8 switches are used for input into the Data Memory.



0 1 0 0 0 0 0 0

INPUTC

Full name:

INPUT into Code memory

Description:

Read a 16-bit value (from switches SW15-SW0) and store it in the code memory at the given address. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

```
.data
```

```
    zero BYTE ? ; this is stored at address 0 in DMEM
```

```
.code
```

```
    INPUTC [zero+32] ; store the value @ address 32 in the CMEM  
                    ; Hack to get around a compiler issue.  
                    ; Currently the CMEM address can only be  
                    ; given as a label to a DMEM location.
```

Instruction Layout:

0	0	0	1	d	d	0	0	0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

Full name:

INPUT into Code memory with offset

Description:

Read a 16-bit value (from switches SW15-SW0) and store it in the code memory at the given address. The address is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:

```
.data
```

```
zero BYTE ? ; this is stored at address 0 in DMEM
```

```
.code
```

```
LOADI D, 5
```

```
INPUTCF [zero + D] ; store the value @ address 5 in the CMEM
```

Instruction Layout:

0	0	0	1	d	d	0	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

Full name:

INPUT into Code memory with offset

Description:

Read a 16-bit value (from switches SW15-SW0) and store it in the code memory at the given address. The address is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:

```
.data
```

```
zero BYTE ? ; this is stored at address 0 in DMEM
```

```
.code
```

```
LOADI D, 5
```

```
INPUTCF [zero + D + 32] ; store @ address 37 in the CMEM
```

Instruction Layout:

0	0	0	1	d	d	0	1	0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

Full name:

INPUT into Data memory with offset

Description:

Read an 8-bit value (from switches SW7-SW0) and store it in the data memory at the given address. The address is specified by the label for that memory location plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value from the switches is stored.

Assembly Example:

.data

M BYTE 1 ; this is stored at address 0 in DMEM

X BYTE ?,?,?,? ; this is at addresses 1, 2, 3, 4 in DMEM

.code

LOADI B, 2

INPUTDF [X + B] ; store the value @ address 3 in the DMEM

Instruction Layout:

0	0	0	1	0	1	1	1	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

Full name:

INPUT into Data memory with offset

Description:

Read an 8-bit value (from switches SW7-SW0) and store it in the data memory at the given address. The address is specified by the label for that memory location plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value from the switches is stored.

Assembly Example:

.data

M BYTE 1 ; this is stored at address 0 in DMEM

X BYTE ?,?,?,? ; this is at addresses 1, 2, 3, 4 in DMEM

.code

LOADI B, 2

INPUTDF [X + B + 1] ; store the value @ address 4 in the DMEM

Instruction Layout:

0	0	0	1	0	1	1	1	0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

**How many unique
assembly instructions are there?**


(examples for some of the instructions)

There is only one NOOP instruction

NOOP

There is only one NOOP instruction

NOOP



Because these 12 bits are don't cares, however, there are $2^{12} = 4096$ possible ways to map the assembly instruction NOOP to machine language.

The hardware ignores the don't care bits. So, any one of these 4096 mappings leads to a valid machine language command.

The compiler, however, maps all d bits to zero. Thus, mapping NOOP to 16 zeros.

There are 16 possible ADD instructions

ADD A, A

ADD B, A

ADD C, A

ADD D, A

ADD A, B

ADD B, B

ADD C, B

ADD D, B

ADD A, C

ADD B, C

ADD C, C

ADD D, C

ADD A, D

ADD B, D

ADD C, D

ADD D, D

There are 16 possible ADD instructions

ADD A, A

0	1	0	0	0	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD A, B

0	1	0	0	0	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD A, C

0	1	0	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD A, D

0	1	0	0	0	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, A

0	1	0	0	0	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, B

0	1	0	0	0	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, C

0	1	0	0	0	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, D

0	1	0	0	0	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 16 possible ADD instructions

ADD C, A

0	1	0	0	1	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD C, B

0	1	0	0	1	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD C, C

0	1	0	0	1	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD C, D

0	1	0	0	1	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, A

0	1	0	0	1	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, B

0	1	0	0	1	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, C


0	1	0	0	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, D

0	1	0	0	1	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The last 8 bits could be set to anything

ADD C, D



Because these 8 bits are don't cares, however, there are $2^8 = 256$ possible ways to map the assembly instruction ADD C,D to machine language.

The hardware ignores the don't care bits. So any one of these 256 mappings leads to a valid machine language command.

The compiler, however, maps all d bits to zero.

There are 16 possible SUB instructions

SUB A, A

SUB B, A

SUB C, A

SUB D, A

SUB A, B

SUB B, B

SUB C, B

SUB D, B

SUB A, C

SUB B, C

SUB C, C

SUB D, C

SUB A, D

SUB B, D

SUB C, D

SUB D, D

There are 16 possible SUB instructions

SUB A, A

0	1	1	0	0	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB A, B

0	1	1	0	0	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB A, C

0	1	1	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB A, D

0	1	1	0	0	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, A

0	1	1	0	0	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, B

0	1	1	0	0	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, C

0	1	1	0	0	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, D

0	1	1	0	0	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 16 possible SUB instructions

SUB C, A

0	1	1	0	1	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB C, B

0	1	1	0	1	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB C, C

0	1	1	0	1	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB C, D

0	1	1	0	1	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, A

0	1	1	0	1	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, B

0	1	1	0	1	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, C

0	1	1	0	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, D

0	1	1	0	1	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 4 possible SHIFTL instructions

SHIFTL A

SHIFTL B

SHIFTL C

SHIFTL D

There are 4 possible SHIFTL instructions

SHIFTL A

1	1	0	0	0	0	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTL B

1	1	0	0	0	1	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTL C


1	1	0	0	1	0	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTL D

1	1	0	0	1	1	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 4 possible SHIFTL instructions

SHIFTL B



Because these 9 bits are don't cares, however, there are $2^9 = 512$ possible ways to map the assembly instruction SHIFTL B to machine language.

The hardware ignores the don't care bits. So, any one of these 512 mappings leads to a valid machine language command.

The compiler, however, maps all d bits to zero.

There are 4 possible SHIFTR instructions

SHIFTR A

SHIFTR B

SHIFTR C

SHIFTR D

There are 4 possible SHIFTR instructions

SHIFTR A

1	1	0	0	0	0	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR B

1	1	0	0	0	1	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR C

1	1	0	0	1	0	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR D

1	1	0	0	1	1	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are many possible JUMP instructions (at the assembly language level)

JUMP Start

JUMP InnerLoop

JUMP OuterLoop

JUMP End

The second word must be a unique label. The number of possible commands depends on the maximum length of the label supported by the compiler.


There are many possible JUMP instructions

JUMP Label

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are many possible JUMP instructions


JUMP Label



These 8 bits specify an offset for the program counter (PC).
The offset is encoded in 2's complement representation
and can be either positive or negative.

There are many possible JUMP instructions

JUMP Label




Because the code memory of the i281 CPU has space for only 64 instructions, however, the hardware uses only the last 6 bits.

That is, it uses 6-bit adders to compute addresses.


Therefore, the possible range of offset values ranges from -32 to +31.

However, due to an implicit +1 offset implemented by the hardware in the PC update logic, the actual effective range is -31 to +32.

The compiler emits 6-bit numbers that are then sign extended to 8-bit.



i281 CPU



Possible Offsets with +1 Correction

0	11111111
1	00000000
2	00000001
3	00000010
4	00000011
5	00000100
6	00000101
7	00000110
8	00000111
9	00001000
10	00001001
11	00001010
12	00001011
13	00001100
14	00001101
15	00001110
16	00001111
17	00010000
18	00010001
19	00010010
20	00010011
21	00010100
22	00010101
23	00010110
24	00010111
25	00011000
26	00011001
27	00011010
28	00011011
29	00011100
30	00011101
31	00011110
32	00011111


-1	11111110
-2	11111101
-3	11111100
-4	11111011
-5	11111010
-6	11111001
-7	11111000
-8	11110111
-9	11110110
-10	11110101
-11	11110100
-12	11110011
-13	11110010
-14	11110001
-15	11110000
-16	11101111
-17	11101110
-18	11101101
-19	11101100
-20	11101011
-21	11101010
-22	11101001
-23	11101000
-24	11100111
-25	11100110
-26	11100101
-27	11100100
-28	11100011
-29	11100010
-30	11100001
-31	11100000
-32	N/A

The i281 Assembly Instructions


NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with offset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with offset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an offset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an offset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPARE the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

Quick Review: Decoders


1-to-2 decoder



1-to-2 decoder




2-to-4 decoder




[Figure 4.14c from the textbook]

2-to-4 decoder




4-to-16 decoder built using a decoder tree




[Figure 4.16 from the textbook]

4-to-16 decoder




4-to-16 decoder




The outputs are one-hot encoded when $E_n=1$


OPCODE Decoding Circuit



i281 CPU




C_{15}	C_{14}	C_{13}	C_{12}	C_{11}	C_{10}	C_9	C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	C_0
----------	----------	----------	----------	----------	----------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------




C_{15}	C_{14}	C_{13}	C_{12}	C_{11}	C_{10}	C_9	C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	C_0
----------	----------	----------	----------	----------	----------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------


always enabled





C_{15}	C_{14}	C_{13}	C_{12}	C_{11}	C_{10}	C_9	C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	C_0
----------	----------	----------	----------	----------	----------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------





C₁₅	C₁₄	C₁₃	C₁₂	C₁₁	C₁₀	C₉	C₈	C₇	C₆	C₅	C₄	C₃	C₂	C₁	C₀
-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------






























These 6 bits represent the OPCODEs





These 6 bits represent the OPCODEs


















**The OPCODE decoder outputs
are one-hot encoded**





NOOP














MOVE





LOADI/LOADP








ADDI















STORE









CMP








BRE/BRZ





BRNE/BRNZ

















i281 CPU




These 4 bits pass through, but don't go through the decoder tree.








These are their names used in the hardware design.

I ₁₅	I ₁₄	I ₁₃	I ₁₂	I ₁₁	I ₁₀	I ₉	I ₈
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------









i281 CPU

The Control Table

	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_ENABLE	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1											1	1	1		
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1				1				
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1				1				1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0							1		1		
STOREF			1	Y1	Y0	X1	X0				1	1				1		
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

Taken from these bits of the instruction

C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	C ₉	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
						Y ₁	Y ₀								

	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_ENABLE	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

computed using
the flags register

B1= ZF
 B2= ~ZF
 B3= AND (~ZF, XNOR(NF, OF))
 B4= XNOR(NF, OF)

Zero Flag (ZF)
 Negative Flag (NF)
 Overflow Flag (OF)

Sample Assembly Programs for the i281 CPU

The OPCODEs

(Mapped to Machine Language)

The OPCODEs

NOOP

0	0	0	0	d	d	d	d	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTC

0	0	0	1	d	d	0	0	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

0	0	0	1	R	X	0	1	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTD

0	0	0	1	d	d	1	0	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

0	0	0	1	R	X	1	1	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MOVE

0	0	1	0	R	X	R	Y	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADI/LOADP

0	0	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

ADD

0	1	0	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADDI

0	1	0	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB

0	1	1	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUBI

0	1	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

1	0	0	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

1	0	0	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

1	0	1	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

1	0	1	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

SHIFTL

1	1	0	0	R	X	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR

1	1	0	0	R	X	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

1	1	0	1	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

JUMP

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRE/BRZ

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNE/BRNZ

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRG

1	1	1	1	d	d	1	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRGE

1	1	1	1	d	d	1	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Do Loop

C Version

```
// Add the numbers from 1 to 5 using a do loop.
```

```
int N=5;
```

```
int main()
```

```
{
```

```
    int i, sum;
```

```
    i=0;
```

```
    sum=0;
```

```
    do
```

```
    {
```

```
        i++;
```

```
        sum+=i;
```

```
    }while( i < N );
```

```
}
```

Assembly Version

```
; Add the numbers from 1 to 5 using a do loop.

.data
N      BYTE    5
sum    BYTE    ?

.code

        LOADI A, 0          ; i = 0
        LOADI B, 0          ; sum=0
        LOAD D, [N]         ; register D = N
Do:     ADDI A, 1            ; i++
        ADD B, A             ; sum+=i
        CMP D, A             ; N > i ? (register ordering is swapped)
        BRG Do              ; if true, jump to Do
End:    STORE [sum], B      ; store sum to memory

; Register allocation:
; A: i (the variable i is optimized to register A)
; B: sum
; C: <not used>
; D: N
```

Machine Code Version

Data Memory:

00000101

00000000

Code Memory:

0011000000000000

0011010000000000

1000110000000000

0101000000000001

0100010000000000

1101110000000000

1111001011111100

1010010000000001

Assembly v.s. Machine Code

```
.data
N      BYTE      5
sum    BYTE      ?

.code

        LOADI   A, 0
        LOADI   B, 0
        LOAD    D, [N]
Do:     ADDI    A, 1
        ADD     B, A
        CMP    D, A
        BRG    Do
End:    STORE  [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011000000000000
0011010000000000
1000110000000000
0101000000000001
0100010000000000
1101110000000000
1111001011111100
1010010000000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE    5
sum    BYTE    ?

.code

        LOADI  A, 0
        LOADI  B, 0
        LOAD   D, [N]
Do:     ADDI   A, 1
        ADD    B, A
        CMP   D, A
        BRG   Do
End:    STORE [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
00110000_00000000
00110100_00000000
10001100_00000000
01010000_00000001
01000100_00000000
11011100_00000000
11110010_11111100
10100100_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE    5
sum    BYTE    ?

.code

        LOADI  A, 0
        LOADI  B, 0
        LOAD   D, [N]
Do:     ADDI   A, 1
        ADD    B, A
        CMP   D, A
        BRG   Do
End:    STORE [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE    5
sum    BYTE    ?

.code

        LOADI  A, 0
        LOADI  B, 0
        LOAD   D, [N]
Do:     ADDI   A, 1
        ADD    B, A
        CMP   D, A
        BRG   Do
End:    STORE  [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE    5
sum    BYTE    ?

.code

      LOADI   A, 0
      LOADI   B, 0
      LOAD    D, [N]
Do:   ADDI    A, 1
      ADD     B, A
      CMP     D, A
      BRG    Do
End:  STORE   [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE    5
sum    BYTE    ?

.code

      LOADI  A, 0
      LOADI  B, 0
      LOAD   D, [N]
Do:   ADDI   A, 1
      ADD    B, A
      CMP   D, A
      BRG   Do
End:  STORE [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE    5
sum    BYTE    ?

.code

        LOADI  A, 0
        LOADI  B, 0
        LOAD   D, [N]
Do:     ADDI   A, 1
        ADD    B, A
        CMP   D, A
        BRG   Do
End:    STORE [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE    5
sum    BYTE    ?

.code

        LOADI  A, 0
        LOADI  B, 0
        LOAD   D, [N]
Do:     ADDI   A, 1
        ADD    B, A
        CMP   D, A
        BRG   Do
End:    STORE [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```


Assembly v.s. Machine Code

```
.data
N      BYTE      5
sum    BYTE      ?

.code

        LOADI   A, 0
        LOADI   B, 0
        LOAD    D, [N]
Do:     ADDI    A, 1
        ADD     B, A
        CMP    D, A
        BRG    Do
End:    STORE  [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE      5
sum    BYTE      ?

.code

      LOADI  A, 0
      LOADI  B, 0
      LOAD   D, [N]
Do:   ADDI   A, 1
      ADD    B, A
      CMP   D, A
      BRG   Do
End:  STORE  [sum], B
```

```
Data Memory:
00000101
00000000

Code Memory:
0011_00_dd_00000000
0011_01_dd_00000000
1000_11_dd_00000000
0101_00_dd_00000001
0100_01_00_dddddddd
1101_11_00_dddddddd
1111_dd_10_11111100
1010_01_dd_00000001
```

Assembly v.s. Machine Code

```
.data
N      BYTE      5
sum    BYTE      ?

.code

        LOADI   A, 0
        LOADI   B, 0
        LOAD    D, [N]
Do:     ADDI    A, 1
        ADD     B, A
        CMP    D, A
        BRG    Do
End:    STORE  [sum], B
```

Data Memory:

```
00000101
00000000
```

Code Memory:

```
0011_00_00_00000000
0011_01_00_00000000
1000_11_00_00000000
0101_00_00_00000001
0100_01_00_00000000
1101_11_00_00000000
1111_00_10_11111100
1010_01_00_00000001
```

Bubble Sort

C Version

```
int array[] = {7, 3, 2, 1, 6, 4, 5, 8};
int last = 7; // last valid index in the array
int temp;
int i, j;

int main()
{
    for (i = 0; i < last; i++)
        for (j = 0; j < last-i; j++)
            if (array[j] > array[j+1]){
                temp = array[j];
                array[j] = array[j+1];
                array[j+1] = temp;
            }

    //for(i = 0; i < N; i++){
    //    printf("%d, ", array[i]);
    //}
}
```

C Version

```
int array[] = {7, 3, 2, 1, 6, 4, 5, 8};
int last = 7; // last valid index in the array
int temp;
int i, j;

int main()
{
    for (i = 0; i < last; i++)
        for (j = 0; j < last-i; j++)
            if (array[j] > array[j+1]){
                temp = array[j];
                array[j] = array[j+1];
                array[j+1] = temp;
            }

    //for(i = 0; i < N; i++){
    //    printf("%d, ", array[i]);
    //}
}
```

Assembly Version

```
.data
array  BYTE 7, 3, 2, 1, 6, 4, 5, 8
last   BYTE 7
temp   BYTE ?

.code

Outer:  LOADI  A, 0                ; i = 0;
        LOAD  D, [last]          ; Load last into D
        LOADI  B, 0                ; j = 0;
        CMP   A, D                ; i < last
        BRGE  End                ; If i >= last break out of the outer loop
Inner:  LOAD  D, [last]          ; Re-Load last into D (this register is shared)
        SUB   D, A                ; D = D - A (i.e., D = last - i)
        CMP   B, D                ; j < last - i
        BRGE  Iinc               ; If j >= last-i branch to Iinc
If:     LOADF  C, [array+B]        ; C = array[j]
        LOADF  D, [array+B+1]     ; D = array[j+1] (compiler adds 1 to addr. of array)
        CMP   D, C                ; if array[j+1] < array[j] (switched direction)
        BRGE  Jinc
Swap:   STOREF [array+B], D
        STOREF [array+B+1], C
Jinc:   ADDI  B, 1                ; j++
        JUMP  Inner
Iinc:   ADDI  A, 1                ; i++
        JUMP  Outer
End:    NOOP                      ; Do nothing

; Register allocation:
; A: i
; B: j
; C: array[j]
; D: last, array[j+1]

; Notes: i and j are optimized away. They exist only in registers, not in the main memory.
```

Assembly Version

```
.data
array  BYTE 7, 3, 2, 1, 6, 4, 5, 8
last   BYTE 7
temp   BYTE ?

.code

Outer:  LOADI  A, 0           ; i = 0;
        LOAD  D, [last]     ; Load last into D
        LOADI  B, 0           ; j = 0;
        CMP   A, D           ; i < last
        BRGE  End           ; If i >= last break out of the outer loop
Inner:  LOAD  D, [last]     ; Re-Load last into D (this register is shared)
        SUB   D, A           ; D = D - A (i.e., D = last - i)
        CMP   B, D           ; j < last - i
        BRGE  Iinc          ; If j >= last-i branch to Iinc
If:     LOADF  C, [array+B]   ; C = array[j]
        LOADF  D, [array+B+1] ; D = array[j+1] (compiler adds 1 to addr. of array)
        CMP   D, C           ; if array[j+1] < array[j] (switched direction)
        BRGE  Jinc
Swap:   STOREF [array+B], D
        STOREF [array+B+1], C
Jinc:   ADDI  B, 1           ; j++
        JUMP  Inner
Iinc:   ADDI  A, 1           ; i++
        JUMP  Outer
End:    NOOP                ; Do nothing

; Register allocation:
; A: i
; B: j
; C: array[j]
; D: last, array[j+1]

; Notes: i and j are optimized away. They exist only in registers, not in the main memory.
```


Machine Code Version

```
.data
array  BYTE 7, 3, 2, 1, 6, 4, 5, 8
last   BYTE 7
temp   BYTE ?
```

```
.code

Outer:  LOADI  A, 0
        LOAD  D, [last]
        LOADI B, 0
        CMP   A, D
        BRGE End
Inner:  LOAD  D, [last]
        SUB   D, A
        CMP   B, D
        BRGE Iinc
If:     LOADF C, [array+B]
        LOADF D, [array+B+1]
        CMP   D, C
        BRGE Jinc
Swap:   STOREF [array+B], D
        STOREF [array+B+1], C
Jinc:   ADDI  B, 1
        JUMP  Inner
Iinc:   ADDI  A, 1
        JUMP  Outer
End:    NOOP
```

Machine Code Version

		Data Memory:
.data		
array	BYTE 7, 3, 2, 1, 6, 4, 5, 8	00000111
last	BYTE 7	00000011
temp	BYTE ?	00000010
.code		00000001
	LOADI A, 0	00000110
Outer:	LOAD D, [last]	00000100
	LOADI B, 0	00000101
	CMP A, D	00001000
	BRGE End	00000111
Inner:	LOAD D, [last]	00000000
	SUB D, A	
	CMP B, D	
	BRGE Iinc	
If:	LOADF C, [array+B]	
	LOADF D, [array+B+1]	
	CMP D, C	
	BRGE Jinc	
Swap:	STOREF [array+B], D	
	STOREF [array+B+1], C	
Jinc:	ADDI B, 1	
	JUMP Inner	
Iinc:	ADDI A, 1	
	JUMP Outer	
End:	NOOP	

Machine Code Version

```
.data
array  BYTE 7, 3, 2, 1, 6, 4, 5, 8
last   BYTE 7
temp   BYTE ?
```

```
.code

Outer:  LOADI  A, 0
        LOAD  D, [last]
        LOADI B, 0
        CMP   A, D
        BRGE  End
Inner:  LOAD  D, [last]
        SUB   D, A
        CMP   B, D
        BRGE  Iinc
If:     LOADF C, [array+B]
        LOADF D, [array+B+1]
        CMP   D, C
        BRGE  Jinc
Swap:   STOREF [array+B], D
        STOREF [array+B+1], C
Jinc:   ADDI  B, 1
        JUMP  Inner
Iinc:   ADDI  A, 1
        JUMP  Outer
End:    NOOP
```

Data Memory:

```
00000111 //array[0]
00000011 //array[1]
00000010 //array[2]
00000001 //array[3]
00000110 //array[4]
00000100 //array[5]
00000101 //array[6]
00001000 //array[7]
00000111 //last
00000000 //temp
```

Machine Code Version

		Address	Data Memory:
.data			
array	BYTE 7, 3, 2, 1, 6, 4, 5, 8	0000	00000111 //array[0]
last	BYTE 7	0001	00000011 //array[1]
temp	BYTE ?	0010	00000010 //array[2]
		0011	00000001 //array[3]
.code		0100	00000110 //array[4]
Outer:	LOADI A, 0	0101	00000100 //array[5]
	LOAD D, [last]	0110	00000101 //array[6]
	LOADI B, 0	0111	00001000 //array[7]
	CMP A, D	1000	00000111 //last
	BRGE End	1001	00000000 //temp
Inner:	LOAD D, [last]		
	SUB D, A		
	CMP B, D		
	BRGE Iinc		
If:	LOADF C, [array+B]		
	LOADF D, [array+B+1]		
	CMP D, C		
	BRGE Jinc		
Swap:	STOREF [array+B], D		
	STOREF [array+B+1], C		
Jinc:	ADDI B, 1		
	JUMP Inner		
Iinc:	ADDI A, 1		
	JUMP Outer		
End:	NOOP		

Machine Code Version

		Address	Data Memory:
.data			
array	BYTE 7, 3, 2, 1, 6, 4, 5, 8	0000	00000111 //array[0]
last	BYTE 7	0001	00000011 //array[1]
temp	BYTE ?	0010	00000010 //array[2]
		0011	00000001 //array[3]
.code		0100	00000110 //array[4]
Outer:	LOADI A, 0	0101	00000100 //array[5]
	LOAD D, [last]	0110	00000101 //array[6]
	LOADI B, 0	0111	00001000 //array[7]
	CMP A, D	1000	00000111 //last
	BRGE End	1001	00000000 //temp
Inner:	LOAD D, [last]	1010	00000000
	SUB D, A	1011	00000000
	CMP B, D	1100	00000000
	BRGE Iinc	1101	00000000
If:	LOADF C, [array+B]	1110	00000000
	LOADF D, [array+B+1]	1111	00000000
	CMP D, C		
	BRGE Jinc		
Swap:	STOREF [array+B], D		
	STOREF [array+B+1], C		
Jinc:	ADDI B, 1		
	JUMP Inner		
Iinc:	ADDI A, 1		
	JUMP Outer		
End:	NOOP		

Machine Code Version

```
.data
array  BYTE 7, 3, 2, 1, 6, 4, 5, 8
last   BYTE 7
temp   BYTE ?
```

```
.code

Outer:  LOADI  A, 0
        LOAD  D, [last]
        LOADI B, 0
        CMP   A, D
        BRGE  End
Inner:  LOAD  D, [last]
        SUB   D, A
        CMP   B, D
        BRGE  Iinc
If:     LOADF C, [array+B]
        LOADF D, [array+B+1]
        CMP   D, C
        BRGE  Jinc
Swap:   STOREF [array+B], D
        STOREF [array+B+1], C
Jinc:   ADDI  B, 1
        JUMP  Inner
Iinc:   ADDI  A, 1
        JUMP  Outer
End:    NOOP
```

Machine Code Version

```
.data
array  BYTE 7, 3, 2, 1, 6, 4, 5, 8
last   BYTE 7
temp   BYTE ?
```

```
.code
Outer:  LOADI  A, 0
        LOAD  D, [last]
        LOADI B, 0
        CMP   A, D
        BRGE End
Inner:  LOAD  D, [last]
        SUB   D, A
        CMP   B, D
        BRGE Iinc
If:     LOADF C, [array+B]
        LOADF D, [array+B+1]
        CMP   D, C
        BRGE Jinc
Swap:   STOREF [array+B], D
        STOREF [array+B+1], C
Jinc:   ADDI  B, 1
        JUMP  Inner
Iinc:   ADDI  A, 1
        JUMP  Outer
End:    NOOP
```

Code Memory:

```
0011000000000000
1000110000001000
0011010000000000
1101001100000000
1111001100001110
1000110000001000
0110110000000000
1101011100000000
1111001100001000
1001100100000000
1001110100000001
1101111000000000
1111001100000010
1011110100000000
1011100100000001
0101010000000001
1110000011110100
0101000000000001
1110000011101110
0000000000000000
```


Machine Code Version

```
.data
array  BYTE 7, 3, 2, 1, 6, 4, 5, 8
last   BYTE 7
temp   BYTE ?
```

.code		Address	Code Memory:
	LOADI A, 0	100000	0011000000000000
Outer:	LOAD D, [last]	100001	1000110000001000
	LOADI B, 0	100010	0011010000000000
	CMP A, D	100011	1101001100000000
	BRGE End	100100	1111001100001110
Inner:	LOAD D, [last]	100101	1000110000001000
	SUB D, A	100110	0110110000000000
	CMP B, D	100111	1101011100000000
	BRGE Inc	101000	1111001100001000
If:	LOADF C, [array+B]	101001	1001100100000000
	LOADF D, [array+B+1]	101010	1001110100000001
	CMP D, C	101011	1101111000000000
	BRGE Jinc	101100	1111001100000010
Swap:	STOREF [array+B], D	101101	1011110100000000
	STOREF [array+B+1], C	101110	1011100100000001
Jinc:	ADDI B, 1	101111	0101010000000001
	JUMP Inner	110000	1110000011110100
Inc:	ADDI A, 1	110001	0101000000000001
	JUMP Outer	110010	1110000011101110
End:	NOOP	110011	0000000000000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011000000000000
Outer:	LOAD D, [last]	1000110000001000
	LOADI B, 0	0011010000000000
	CMP A, D	1101001100000000
	BRGE End	1111001100001110
Inner:	LOAD D, [last]	1000110000001000
	SUB D, A	0110110000000000
	CMP B, D	1101011100000000
	BRGE Iinc	1111001100001000
If:	LOADF C, [array+B]	1001100100000000
	LOADF D, [array+B+1]	1001110100000001
	CMP D, C	1101111000000000
	BRGE Jinc	1111001100000010
Swap:	STOREF [array+B], D	1011110100000000
	STOREF [array+B+1], C	1011100100000001
Jinc:	ADDI B, 1	0101010000000001
	JUMP Inner	1110000011110100
Iinc:	ADDI A, 1	0101000000000001
	JUMP Outer	1110000011101110
End:	NOOP	0000000000000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	00110000_00000000
Outer:	LOAD D, [last]	10001100_00001000
	LOADI B, 0	00110100_00000000
	CMP A, D	11010011_00000000
	BRGE End	11110011_00001110
Inner:	LOAD D, [last]	10001100_00001000
	SUB D, A	01101100_00000000
	CMP B, D	11010111_00000000
	BRGE Iinc	11110011_00001000
If:	LOADF C, [array+B]	10011001_00000000
	LOADF D, [array+B+1]	10011101_00000001
	CMP D, C	11011110_00000000
	BRGE Jinc	11110011_00000010
Swap:	STOREF [array+B], D	10111101_00000000
	STOREF [array+B+1], C	10111001_00000001
Jinc:	ADDI B, 1	01010100_00000001
	JUMP Inner	11100000_11110100
Iinc:	ADDI A, 1	01010000_00000001
	JUMP Outer	11100000_11101110
End:	NOOP	00000000_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_dd_00000000
Outer:	LOAD D, [last]	1000_11_dd_00001000
	LOADI B, 0	0011_01_dd_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_dd_11_00001110
Inner:	LOAD D, [last]	1000_11_dd_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Inc	1111_dd_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_dd_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_dd_00000001
	JUMP Inner	1110_dd_dd_11110100
Inc:	ADDI A, 1	0101_00_dd_00000001
	JUMP Outer	1110_dd_dd_11101110
End:	NOOP	0000_dd_dd_00000000

Assembly v.s. Machine Code

		Code Memory:
.code		
	LOADI A, 0	0011_00_00_00000000
Outer:	LOAD D, [last]	1000_11_00_00001000
	LOADI B, 0	0011_01_00_00000000
	CMP A, D	1101_00_11_00000000
	BRGE End	1111_00_11_00001110
Inner:	LOAD D, [last]	1000_11_00_00001000
	SUB D, A	0110_11_00_00000000
	CMP B, D	1101_01_11_00000000
	BRGE Iinc	1111_00_11_00001000
If:	LOADF C, [array+B]	1001_10_01_00000000
	LOADF D, [array+B+1]	1001_11_01_00000001
	CMP D, C	1101_11_10_00000000
	BRGE Jinc	1111_00_11_00000010
Swap:	STOREF [array+B], D	1011_11_01_00000000
	STOREF [array+B+1], C	1011_10_01_00000001
Jinc:	ADDI B, 1	0101_01_00_00000001
	JUMP Inner	1110_00_00_11110100
Iinc:	ADDI A, 1	0101_00_00_00000001
	JUMP Outer	1110_00_00_11101110
End:	NOOP	0000_00_00_00000000

Questions?

THE END