

CprE 2810: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Algorithmic State Machine (ASM) Charts

CprE 2810: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

- **Homework 12 is out**
- **It is due on Monday Dec 2 @ 10pm**

Administrative Stuff

- **Extra credit lab is due on Dec 8 @ midnight**
- **Demo your circuit to the TA during your last lab**

Administrative Stuff

• **The FINAL exam is scheduled for**

 Wednesday Dec 18 @ 2:15 – 4:15 PM

Reading Material for Next Lecture

- **"The Seven Secrets of Computer Power Revealed" by Daniel Dennett.**
- **This is Chapter 24 in his book "Intuition Pumps and Other Tools for Thinking", 2013**

Algorithmic State Machine (ASM) Charts

Elements used in ASM charts

[Figure 6.81 from the textbook]

State Box

[Figure 6.81a from the textbook]

- **Indicated with a rectangle**
- **Equivalent to a node in the State diagram**
- **The name of the state is written outside the box**
- **Moore-type outputs are written inside the box**
- **Only the output that must be set to 1 is written (by default, if an output is not listed it is set to 0)**

Decision Box

[Figure 6.81b from the textbook]

Decision Box

- **Indicated with a diamond shape**
- **Used for a condition expression that must be tested**
- **The exit path is chosen based on the outcome of the test**
- **The condition is on one or more inputs to the FSM**
- **Shortcut notation: w means "is w equal to 1?"**

Conditional Output Box

- **Indicated with an oval shape**
- **Used for a Mealy-type output signals**
- **The outputs depend on the state variables and inputs**
- **The condition that determines when such outputs are generated is placed in a separate decision box**

[Figure 6.81c from the textbook]

Some Examples

Moore FSM ASM chart

[Figure 6.82 from the textbook]

Mealy FSM ASM chart

[Figure 6.23 from the textbook]

[Figure 6.83 from the textbook]

[Figure 6.73 from the textbook] [Figure 6.84 from the textbook]

ASM Chart is different from a Flow Chart

- **The ASM chart implicitly includes timing info**
- **It is assumed that the underlying FSM changes from one state to another on every active clock edge**
- **Flow charts don't make that assumption.**

The general model for a sequential circuit

[Figure 6.85 from the textbook]

The general model for a sequential circuit

$M = (W, Z, S, \varphi, \lambda)$

- W , Z, and S are finite, nonempty sets of inputs, outputs, and states, respectively. \bullet
- φ is the state transition function, such that $S(t + 1) = \varphi[W(t), S(t)]$. \bullet
- λ is the output function, such that $\lambda(t) = \lambda[S(t)]$ for the Moore model and $\lambda(t) =$ \bullet $\lambda[W(t), S(t)]$ for the Mealy model.

Examples of Solved Problems

Example 6.12

Goal

- **Design an FSM that detects if the previous two values of the input w were equal to 00 or 11.**
- **If either condition is true, then the output z should be set to 1; otherwise to 0.**

State Diagram

[Figure 6.86 from the textbook]

State Table for the FSM

[Figure 6.86 from the textbook] [Figure 6.87 from the textbook]

State Table for the FSM

[Figure 6.87 from the textbook]

[Figure 6.88 from the textbook]

[Figure 6.88 from the textbook]

 $z = y_3 + \bar{y}_1 y_2$

How can we derive this expression?

Truth Table for the Output z

Truth Table for the Output z

Truth Table for the Output z

K-Map for the Output z

The Expression for the Output z

 $Y_1 = w\overline{y}_1\overline{y}_3 + w\overline{y}_2\overline{y}_3 + \overline{w}y_1y_2 + \overline{w}\overline{y}_1\overline{y}_2$ $Y_2 = y_1 \overline{y}_2 + \overline{y}_1 y_2 + w \overline{y}_2 \overline{y}_3$ $Y_3 = wy_3 + wy_1y_2$

How can we derive these expressions?

┕

Next state

 $w=1$

 $Y_3Y_2Y_1$

 $0\overline{1}1$

 011

 011

 100

 100

ddd

ddd
ddd

 $w=0$

 $Y_3Y_2Y_1$

 $0₀1$

 010

 010

 $0₀1$

 $0₀1$

ddd

ddd

<u>ddd</u>

Output

 \boldsymbol{z}

 $\boldsymbol{0}$

 $\boldsymbol{0}$

 $\mathbf 1$

 $\boldsymbol{0}$

 $\,1$

 \overline{d}

d

 d

 $\operatorname{Present}$

 $state$

 $y_3y_2y_1$

 $000\,$

001

 $010\,$

 $011\,$

100

101

110

111

1 1 1 1 d d d

┱

┓

K-Maps for Y_3 , Y_2 , Y_1

K-Maps for Y_3 , Y_2 , Y_1

Next State and Output Expressions

$$
Y_1 = w\overline{y}_1\overline{y}_3 + w\overline{y}_2\overline{y}_3 + \overline{w}y_1y_2 + \overline{w}\overline{y}_1\overline{y}_2
$$

\n
$$
Y_2 = y_1\overline{y}_2 + \overline{y}_1y_2 + w\overline{y}_2\overline{y}_3
$$

\n
$$
Y_3 = wy_3 + wy_1y_2
$$

 $z = y_3 + \bar{y}_1 y_2$

B,C, D,
$$
E
$$
 – when y_3 =1

[Figure 6.87 from the textbook] [Figure 6.89 from the textbook]

	Present	Next state		
	state	$w=0$	$w=1$	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	\boldsymbol{z}
А	000	100	110	
Β	100	101	110	
С	101	101	110	
D	110	100	111	
E	111	100	111	
	⋏			

B, C, D, E – when $y_3=1$

[Figure 6.87 from the textbook] [Figure 6.89 from the textbook]

[Figure 6.89 from the textbook]

Truth Table for the Output z

Expression for the Output z

 Y_3 Y_2 Y_1

 $1 \mid 0 \mid 1$

K-Maps for Y_3 , Y_2 , Y_1

K-Maps for Y_3 , Y_2 , Y_1

 \sim \sim

$$
Y_1 = wy_2 + \overline{w}y_3\overline{y}_2
$$

\n
$$
Y_2 = w
$$

\n
$$
Y_3 = 1
$$

\n
$$
z = y_1
$$

$$
Y_1 = wy_2 + \overline{wy_3y_2}
$$

$$
Y_2 = w
$$

$$
Y_3 = 1
$$

$$
z = y_1
$$

The Circuit Diagram

The Circuit Diagram

The Circuit Diagram

State Diagram

[Figure 6.86 from the textbook]

Example 6.13

Goal

- **Design an FSM that detects if the previous two values of the input w were equal to 00 or 11.**
- **But do this with two different FSMs. The first one detects two consecutive 1's. The second one detects two consecutive 0's.**
- **If either condition (i.e., output of FSM) is true then the output z should be set to 1; otherwise to 0.**

Example 6.13

(Construct the first FSM)

FSM to detect two consecutive 1's (this was the first example in Chapter 6)

[Figure 6.3 from the textbook]

[Figure 6.4 from the textbook]

A Better State Encoding

Suppose we encoded our states another way:

 $A \sim 00$ $B \sim 01$ $C \sim 11$

A Better State Encoding

A Better State Encoding

Let's Derive the Logic Expressions

[Figure 6.16 from the textbook]

w 00 01 11 10 0 1 $y_2 y_1$ Y_2 *Y₁* 0 1 $\frac{Y_{1}}{Y_{2}Y_{1}}$

The Circuit Diagram

[Figure 6.17 from the textbook]

Example 6.13

(Construct the second FSM)

FSM to detect two consecutive 0's

This is similar to the previous one. Just invert the w's and relabel the states to D,E,F.

FSM that detects a sequence of two zeros

(a) State table

[Figure 6.90 from the textbook]

FSM that detects a sequence of two zeros

Only these two columns are swapped relative to the first FSM. And the states have different names now.

(a) State table

Only these two columns are swapped relative to the first FSM.

[Figure 6.90 from the textbook]

[Figure 6.90 from the textbook]

The Circuit Diagram

Example 6.13

(Combine the two FSMs)

The Two FSMs

Detect two consecutive 1's Detect two consecutive 0's

The Two Circuit Diagrams

Detect two consecutive 1's Detect two consecutive 0's

The Combined Circuit Diagram

Detect two consecutive 1's or two consecutive 0's

The Combined Circuit Diagram

Detect two consecutive 1's or two consecutive 0's

Example 6.14

Goal

- **Design an FSM that detects if the previous two values of the input w were equal to 00 or 11.**
- **If either condition is true, then the output z should be set to 1; otherwise to 0.**
- **Implement this as a Mealy-type machine**

State Diagram

[Figure 6.91 from the textbook]

Building the State Table

[Figure 6.92 from the textbook]

State Table

[Figure 6.92 from the textbook]

Building the State-Assigned Table

[Figure 6.93 from the textbook]

[Figure 6.93 from the textbook]

Truth Table for Y_2 , Y_1 , and z

K-Maps for Y_2 , Y_1 , and z

K-Maps for Y_2 , Y_1 , and z

$$
z = \overline{w} y_1 \overline{y_2} + w y_2
$$

$$
Y_1 = 1
$$

\n
$$
Y_2 = w
$$

\n
$$
z = \overline{w} y_1 \overline{y_2} + w y_2
$$

$$
Y_1 = 1
$$

\n
$$
Y_2 = w
$$

\n
$$
z = \overline{w} y_1 \overline{y}_2 + w y_2
$$

The Circuit Diagram

The Circuit Diagram

The Circuit Diagram

The Circuit Diagram

The Simplified Circuit Diagram

 $Y_2 = w$ $z = \overline{w} \overline{y}_2 + w y_2$

Original State Diagram

[Figure 6.91 from the textbook]

New State Diagram

Example 6.15

Goal

Implement this state-assigned Table using JK flip-flops

$$
\begin{array}{c|c}\n\hline\n\text{Q(t)} \rightarrow \text{Q(t+1)} & \text{J K} \\
\hline\n0 \rightarrow 0 & 0 \text{ d} \\
0 \rightarrow 1 & 1 \text{ d} \\
1 \rightarrow 0 & \text{d} 1 \\
1 \rightarrow 1 & \text{d} 0\n\end{array}
$$

[Figure 6.94 from the textbook]

$$
\begin{array}{c|c|c}\n\hline\nQ & \rightarrow & Q(t+1) & J & K \\
\hline\n0 & \rightarrow & 0 & 0 & d \\
0 & \rightarrow & 1 & 1 & d \\
1 & \rightarrow & 0 & d & 1 \\
1 & \rightarrow & 1 & d & 0\n\end{array}
$$

$$
\begin{array}{c|c}\n\hline\n\text{o(t)} \rightarrow \text{o(t+1)} & \text{J K} \\
\hline\n0 \rightarrow 0 & 0 \text{ d} \\
\hline\n0 \rightarrow 1 & 1 \text{ d} \\
1 \rightarrow 0 & \text{d 1} \\
1 \rightarrow 1 & \text{d 0}\n\end{array}
$$

$$
\begin{array}{c|c|c}\n\hline\n\text{Q(t)} \rightarrow \text{Q(t+1)} & \text{J K} \\
\hline\n0 \rightarrow 0 & 0 \text{ d} \\
0 \rightarrow 1 & 1 \text{ d} \\
1 \rightarrow 0 & \text{d} 1 \\
\hline\n1 \rightarrow 1 & \text{d} 0\n\end{array}
$$

$$
\begin{array}{c|c|c}\n\hline\n\text{Q(t)} \rightarrow \text{Q(t+1)} & \text{J K} \\
\hline\n\text{O} & \text{J O d} \\
\hline\n\text{O} & \text{J O d
$$

$$
\begin{array}{c|c}\n\hline\n\text{Q(t)} \rightarrow \text{Q(t+1)} & \text{J K} \\
\hline\n0 \rightarrow 0 & 0 \text{ d} \\
0 \rightarrow 1 & 1 \text{ d} \\
\hline\n1 \rightarrow 0 & \text{d} 1 \\
1 \rightarrow 1 & \text{d} 0\n\end{array}
$$

$$
\begin{array}{c|c|c}\n\hline\nQ & \rightarrow & Q(t+1) & J & K \\
\hline\n0 & \rightarrow & 0 & 0 & d \\
0 & \rightarrow & 1 & 1 & d \\
1 & \rightarrow & 0 & d & 1 \\
1 & \rightarrow & 1 & d & 0\n\end{array}
$$

$$
\begin{array}{c|c|c}\n\hline\nQ & \rightarrow & Q(t+1) & J & K \\
\hline\n0 & \rightarrow & 0 & 0 & d \\
0 & \rightarrow & 1 & 1 & d \\
1 & \rightarrow & 0 & d & 1 \\
1 & \rightarrow & 1 & d & 0\n\end{array}
$$

And so on...

The Expression for z

z is equal to y_1

The Expression for J₃

J_3 is equal to 1

The Expression for K₃

K_3 is equal to 0

The Expression for J₂

J_2 is equal to w

The Expression for K₂

K_2 is equal to \overline{w}

The Expression for J₁

J_1 is equal to w $y_2 + \overline{w} y_3 \overline{y_2}$

The Expression for K₁

K₁ is equal to \overline{w} $y_2 + w \overline{y_2}$ y_1

All Logic Expressions

 $J_1 = wy_2 + \overline{w}y_3\overline{y}_2$ $K_1 = \overline{w}y_2 + w y_1 \overline{y}_2$ $J_2=w$ $K_2=\overline{w}$ $J_3 = 1$ $K_3 = 0$ $z = y_1$

Questions?

THE END