

# **CprE 2810: Digital Logic**

**Instructor: Alexander Stoytchev**

**<http://www.ece.iastate.edu/~alexs/classes/>**

# Counters

*CprE 2810: Digital Logic  
Iowa State University, Ames, IA  
Copyright © Alexander Stoytchev*


# **Quick Review**












# Register File


# Register File (Definition)

- **A circuit that can store several binary numbers, which can be read or written independently.**
- **Each number is stored in a separate n-bit register.**
- **To write: a decoder selects which register is enabled for writing. An input bus provides the values.**
- **To read: a set of multiplexers select which register will be read and copied to the output bus.**
- **Some register files come with two read ports. In those designs the multiplexer circuitry is doubled.**


**Complete the following circuit diagram to implement a register file with four 2-bit registers, one write port, one read port, and one write enable line.**









Register 0






Register 1




Register 2




Register 3









Register A






Register B




Register C




Register D







Register A






Register B








Register C





Register D





















# **Components of the Register File**



2-to-4 decoder  
with enable

Clock


Write\_address\_0  
Write\_address\_1  
Write\_enable




Out<sub>1</sub>


Out<sub>0</sub>

Read\_address\_1  
Read\_address\_0






1-bit Parallel-Access Register




1-bit Parallel-Access Register


x 8



**Putting it all Together**









# Counters


# T Flip-Flop

(circuit and graphical symbol)




[ Figure 5.15a,c from the textbook ]


**The output of the T Flip-Flop  
divides the frequency of the clock by 2**



**The output of the T Flip-Flop  
divides the frequency of the clock by 2**




# A three-bit down-counter




[ Figure 5.20 from the textbook ]

# A three-bit down-counter



The first flip-flop changes  
on the positive edge of the clock

# A three-bit down-counter




The first flip-flop changes  
on the positive edge of the clock

The second flip-flop changes  
on the positive edge of  $Q_0$



# A three-bit down-counter




The first flip-flop changes  
on the positive edge of the clock


The second flip-flop changes  
on the positive edge of  $Q_0$

The third flip-flop changes  
on the positive edge of  $Q_1$

# A three-bit down-counter




(a) Circuit




(b) Timing diagram

[ Figure 5.20 from the textbook ]

# A three-bit down-counter




(a) Circuit




(b) Timing diagram

# A three-bit down-counter




(a) Circuit




(b) Timing diagram

# A three-bit down-counter




(a) Circuit




(b) Timing diagram

# A three-bit down-counter




(a) Circuit




(b) Timing diagram

# A three-bit down-counter




(a) Circuit

The propagation delays get longer



(b) Timing diagram


# A three-bit up-counter



[ Figure 5.19 from the textbook ]




# A three-bit up-counter



The first flip-flop changes  
on the positive edge of the clock


# A three-bit up-counter



The first flip-flop changes  
on the positive edge of the clock

The second flip-flop changes  
on the positive edge of  $\bar{Q}_0$

# A three-bit up-counter




The first flip-flop changes  
on the positive edge of the clock

The second flip-flop changes  
on the positive edge of  $\bar{Q}_0$


The third flip-flop changes  
on the positive edge of  $\bar{Q}_1$

[ Figure 5.19 from the textbook ]

# A three-bit up-counter




(a) Circuit




(b) Timing diagram

[ Figure 5.19 from the textbook ]

# A three-bit up-counter




(a) Circuit




(b) Timing diagram

[ Figure 5.19 from the textbook ]

# A three-bit up-counter




(a) Circuit




(b) Timing diagram

[ Figure 5.19 from the textbook ]

# A three-bit up-counter




(a) Circuit




(b) Timing diagram

# A three-bit up-counter




(a) Circuit




(b) Timing diagram



# A three-bit up-counter




(a) Circuit




(b) Timing diagram

# A three-bit up-counter




(a) Circuit




(b) Timing diagram

# A three-bit up-counter




(a) Circuit **The propagation delays get longer**




(b) Timing diagram

# A three-bit up-counter



(a) Circuit **The propagation delays get longer**




(b) Timing diagram

[ Figure 5.19 from the textbook ]


# **Synchronous Counters**

# A four-bit synchronous up-counter




[ Figure 5.21 from the textbook ]

# A four-bit synchronous up-counter




The propagation delay through all AND gates combined must not exceed the clock period minus the setup time for the flip-flops

# A four-bit synchronous up-counter



(a) Circuit



(b) Timing diagram

[ Figure 5.21 from the textbook ]



# Derivation of the synchronous up-counter

Clock cycle	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

Q<sub>1</sub> changes

Q<sub>2</sub> changes

[ Table 5.1 from the textbook ]

# Derivation of the synchronous up-counter

Clock cycle	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0


$$T_0 = 1$$

$$T_1 = Q_0$$

$$T_2 = Q_0 Q_1$$

[ Table 5.1 from the textbook ]

# A four-bit synchronous up-counter



$$T_0 = 1$$

$$T_1 = Q_0$$

$$T_2 = Q_0 Q_1$$

[ Figure 5.21 from the textbook ]

**In general we have**

$$T_0 = 1$$

$$T_1 = Q_0$$

$$T_2 = Q_0 Q_1$$


$$T_3 = Q_0 Q_1 Q_2$$

...


$$T_n = Q_0 Q_1 Q_2 \dots Q_{n-1}$$

# **Synchronous v.s. Asynchronous Clear**


# 2-Bit Synchronous Up-Counter (without clear capability)



# 2-Bit Synchronous Up-Counter (with asynchronous clear)




## 2-Bit Synchronous Up-Counter (with asynchronous clear)



This is the same circuit but uses D Flip-Flops.




## 2-Bit Synchronous Up-Counter (with synchronous clear)



This counter can be cleared only on the positive clock edge.


# **Adding Enable Capability**

# A four-bit synchronous up-counter



[ Figure 5.21 from the textbook ]


# Inclusion of Enable and Clear Capability



[ Figure 5.22 from the textbook ]


# Inclusion of Enable and Clear Capability

This is the new thing relative to the previous figure, plus the clear\_n line




[ Figure 5.22 from the textbook ]

# Providing an enable input for a D flip-flop




(a) Using a multiplexer



(b) Clock gating

# **Synchronous Counter (with D Flip-Flops)**


# A 4-bit up-counter with D flip-flops



[ Figure 5.23 from the textbook ]




# A 4-bit up-counter with D flip-flops




[ Figure 5.23 from the textbook ]

# Equivalent to this circuit with T flip-flops



# Equivalent to this circuit with T flip-flops




But has one extra output called Z, which can be used to connect two 4-bit counters to make an 8-bit counter.

When  $Z=1$  the counter will go to 0000 on the next clock edge, i.e., the outputs of all flip-flops are currently 1 (maximum count value).


# Counters with Parallel Load

# A counter with parallel-load capability




[ Figure 5.24 from the textbook ]

# How to load the initial count value




# How to load the initial count value



Set "Load" to 1, to open the "1" line of the multiplexers.


# How to load the initial count value

Set the initial count on the parallel load lines (in this case 5).






# How to load the initial count value




These bits propagate  
to the inputs of  
the D Flip-Flops

# How to load the initial count value



When the next positive edge of the clock arrives, the outputs of the flip-flops are updated.

# A counter with parallel-load capability




[ Figure 5.24 from the textbook ]

# **Reset Synchronization**

# Motivation


- An  $n$ -bit counter counts from 0, 1, ...,  $2^n-1$
- For example a 3-bit counter counts up as follow
  - 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, ...
- What if we want it to count like this
  - 0, 1, 2, 3, 4, 5, 0, 1, 2, 3, 4, 5, 0, 1, ...
- In other words, what is the cycle is not a power of 2?

# What does this circuit do?




[ Figure 5.25a from the textbook ]

# A modulo-6 counter with synchronous reset




(a) Circuit




(b) Timing diagram

[ Figure 5.25 from the textbook ]

# A modulo-6 counter with asynchronous reset



(a) Circuit




(b) Timing diagram

[ Figure 5.26 from the textbook ]




# A modulo-6 counter with asynchronous reset



(a) Circuit

The number 5 is displayed for a very short amount of time



(b) Timing diagram

[ Figure 5.26 from the textbook ]

**Questions?**

**THE END**