

CprE 2810: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Counters

CprE 2810: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Quick Review

Register File

Register File (Definition)

- A circuit that can store several binary numbers, which can be read or written independently.
- Each number is stored in a separate n-bit register.
- To write: a decoder selects which resister is enabled for writing. An input bus provides the values.
- To read: a set of multiplexers select which register will be read and copied to the output bus.
- Some register files come with two read ports.
 In those designs the multiplexer circuitry is doubled.

Complete the following circuit diagram to implement a register file with four 2-bit registers, one write port, one read port, and one write enable line.















































Components of the Register File

Putting it all Together

Counters

T Flip-Flop (circuit and graphical symbol)

[Figure 5.15a,c from the textbook]

The output of the T Flip-Flop divides the frequency of the clock by 2

The output of the T Flip-Flop divides the frequency of the clock by 2

[Figure 5.20 from the textbook]

The first flip-flop changes on the positive edge of the clock

[Figure 5.20 from the textbook]

The first flip-flop changes on the positive edge of the clock

The second flip-flop changes on the positive edge of Q_0

[Figure 5.20 from the textbook]

The first flip-flop changesThe second flip-flop changesThe third flip-flop changeson the positive edge of the clockon the positive edge of Q_0 on the positive edge of Q_1

[Figure 5.20 from the textbook]

[Figure 5.20 from the textbook]

(b) Timing diagram

(b) Timing diagram
A three-bit down-counter



A three-bit down-counter



A three-bit down-counter







The first flip-flop changes on the positive edge of the clock



The first flip-flop changes on the positive edge of the clock

The second flip-flop changes on the positive edge of \overline{Q}_0



The first flip-flop changes on the positive edge of the clock The second flip-flop changes The third flip-flop changes on the positive edge of \overline{Q}_0 on the positive edge of \overline{Q}_1



(b) Timing diagram



(b) Timing diagram



(b) Timing diagram



(b) Timing diagram









(b) Timing diagram



(b) Timing diagram

Synchronous Counters





The propagation delay through all AND gates combined must not exceed the clock period minus the setup time for the flip-flops



(a) Circuit



[Figure 5.21 from the textbook]

Derivation of the synchronous up-counter



[Table 5.1 from the textbook]

Derivation of the synchronous up-counter



[Table 5.1 from the textbook]



$$T_0 = 1$$

 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$

In general we have

$$\begin{split} T_0 &= 1 \\ T_1 &= Q_0 \\ T_2 &= Q_0 Q_1 \\ T_3 &= Q_0 Q_1 Q_2 \\ & \cdots \\ T_n &= Q_0 Q_1 Q_2 \dots Q_{n-1} \end{split}$$

Synchronous v.s. Asynchronous Clear

2-Bit Synchronous Up-Counter (without clear capability)



2-Bit Synchronous Up-Counter (with asynchronous clear)



2-Bit Synchronous Up-Counter (with asynchronous clear)



This is the same circuit but uses D Flip-Flops.

2-Bit Synchronous Up-Counter (with synchronous clear)



This counter can be cleared only on the positive clock edge.

Adding Enable Capability



Inclusion of Enable and Clear Capability



Inclusion of Enable and Clear Capability



Providing an enable input for a D flip-flop



(a) Using a multiplexer



(b) Clock gating

Synchronous Counter (with D Flip-Flops)

A 4-bit up-counter with D flip-flops


A 4-bit up-counter with D flip-flops



[Figure 5.23 from the textbook]

Equivalent to this circuit with T flip-flops



Equivalent to this circuit with T flip-flops



But has one extra output called Z, which can be used to connect two 4-bit counters to make an 8-bit counter.

When Z=1 the counter will go to 0000 on the next clock edge, i.e., the outputs of all flip-flops are currently 1 (maximum count value).

Counters with Parallel Load

A counter with parallel-load capability



[Figure 5.24 from the textbook]











When the next positive edge of the clock arrives, the outputs of the flip-flops are updated.

A counter with parallel-load capability



[Figure 5.24 from the textbook]

Reset Synchronization

Motivation

- An n-bit counter counts from 0, 1, ..., 2ⁿ-1
- For example a 3-bit counter counts up as follow
 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, ...
- What if we want it to count like this
 - **•** 0, 1, 2, 3, 4, 5, 0, 1, 2, 3, 4, 5, 0, 1, ...
- In other words, what is the cycle is not a power of 2?

What does this circuit do?



[Figure 5.25a from the textbook]

A modulo-6 counter with synchronous reset



(a) Circuit



(b) Timing diagram

[Figure 5.25 from the textbook]

A modulo-6 counter with asynchronous reset



[Figure 5.26 from the textbook]

A modulo-6 counter with asynchronous reset



Questions?

THE END