



3. Computations with Adders (5 x 3p each = 15p)

In all problems below, the binary numbers are stored in 2's complement representation. For each of the following, assign either a 0 or a 1 to each input and output of the 5-bit adder such that it computes the given expression. The problem in a) is already solved.



a) $(+5) + (+6) = +11$

b) $(+3) + (+8) =$





c) $(+14) + (-6) =$

d) $(-4) + (-5) =$



e) $(-7) - (+9) =$

f) $(-11) - (-2) =$



4. Basic Circuits (3 x 5p each = 15p).

(a) Draw the complete wiring diagram for a full-adder using only 2-input logic gates. Clearly label all inputs and outputs.

(b) Draw the complete wiring diagram for a gated D latch (with NOR gates for the latch). Clearly label all inputs and outputs.

(c) Draw the complete wiring diagram for a 1-to-2 demultiplexer using only NAND gates. Clearly label all inputs and outputs.

5. Number Conversions (3p + 4p + 4p + 4p = 15p)

(a) Convert 191_{10} to hexadecimal.

(b) Convert -65_{10} to an 8-bit binary number in 2's complement representation.

(c) Convert the following 32-bit float number (in IEEE 754 format) to decimal.


1 1 0 0 0 0 0 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

(d) Write down the 32-bit floating point representation (in IEEE 754 format) for -42.0


6. Flip-Flops and Timing Diagrams (3 x 5p = 15p)

Complete the timing diagram for the specified flip-flop such that the output Q will be as indicated. Assume that the input signal can change only on the vertical lines. Also, assume that the setup time t_{su} and the hold time t_h are each equal to the width of one square.


a) Complete the timing diagram for the D input to a positive-edge triggered D flip-flop.




b) Complete the timing diagram for the T input to a positive-edge triggered T flip-flop.



c) Complete the timing diagram for the K input to a positive-edge triggered JK flip-flop. If more than one value is possible for J at any time, indicate that with a don't care (d).



7. Mystery Circuit (3 x 5p = 15p)



a) Draw the truth table for the outputs P and Q as functions of A, B, and C. (5p)

b) Use K-maps to find the minimum-cost SOP expressions for P and Q. (5p)

c) What type of familiar circuit is this equivalent to? Explain. (5p)

8. Implement a JK flip-flop using a T flip-flop. (3p +4p +4p = 10p)

You need to implement a JK flip-flop, but you only have a T flip-flop and some extra logic gates (ANDs, ORs, NOTs, and XORs). You also know the effects of the J and K inputs on the output Q. Hopefully, that is all you need to get the job done.

- a) **Draw the truth table for a positive-edge-triggered JK flip-flop.**
Hint: the inputs are J, K, and Q(t); the output is Q(t+1). (3p)
- b) **Add a column T to the truth table and infer the value of T that will cause the transition from Q(t) to Q(t+1). Use a K-map to derive the minimum-cost SOP expression for T. (4p)**
- c) **Draw the circuit for the JK flip-flop, using the graphical symbol for a T flip-flop and any other necessary logic gates. Clearly label all inputs, outputs, and pins. (4p)**

9. Alternative Implementation (3 x 5p each = 15p)

a) Draw the truth table for the function $f(a, b, c) = \overline{a + b} + \overline{c} (\overline{a} + \overline{b})$.

b) Implement this function using a minimal number of 2-to-1 multiplexers. You must use only 2-to-1 multiplexers and no other logic gates. Assume that the signals a, b, and c are available only in their non-inverted form. You can also use the constants 0 and 1. Clearly label all inputs, outputs, and pins.

c) Implement this function using one 4-to-1 multiplexer and one XOR gate. Clearly label all inputs, outputs, and pins.

10. Error-Correcting Code (7p + 8p = 15p) [Use the space on the next page if needed.]

(a) The Hamming (7, 4) code is a popular error-correcting code that is used to store or transfer data that can be corrupted by noise. Given four data bits ($d_4, d_3, d_2,$ and d_1) this code computes three parity bits ($p_3, p_2,$ and p_1) and interleaves them to construct a 7-bit message $m_7, m_6, m_5, m_4, m_3, m_2, m_1$ from $d_4, d_3, d_2, p_3, d_1, p_2, p_1$. Parity bit p_1 is computed from $d_1, d_2,$ and d_4 . Bit p_2 from $d_1, d_3,$ and d_4 . And bit p_3 from $d_2, d_3,$ and d_4 . In all cases, what is computed is even parity. That is, the parity bit is set to 0 if the number of 1's in the three corresponding data bits is even. Otherwise, it is set to 1. Draw a circuit that encodes a 7-bit message given 4-bit input data. Explain your solution.

(b) When the message is received the code has the ability to detect and correct 1-bit errors. Three new parity bits are computed: $P_3, P_2,$ and P_1 (note the capital letter). P_1 is 0 if the number of 1's in $m_7, m_5, m_3,$ and m_1 is even. Otherwise, it is 1. Similarly for P_2 , which depends on $m_7, m_6, m_3,$ and m_2 . And P_3 , which is computed from $m_7, m_6, m_5,$ and m_4 . If $P_3=P_2=P_1=0$, then the message was not corrupted. When P_3, P_2, P_1 is interpreted as a binary number it points to the 1-based index of the bit in $m_7, m_6, m_5, m_4, m_3, m_2, m_1$ that is wrong. This bit can be corrected by simply flipping its value (from 1 to 0 or from 0 to 1). Draw a circuit that uses this method to detect and correct 1-bit errors. Explain.

Question	Max	Score
1. True/False	10	
2. Decoder Expressions	5	
3. Computations with Adders	15	
4. Basic Circuits	15	
5. Number Conversions	15	
6. Flip-Flops	15	
7. Mystery Circuit	15	
8. JK flip-flop with T flip-flop	10	
9. Alternative Implementation	15	
10. Error-Correcting Code	15	
TOTAL:	130	