



3. Truth Table and Venn Diagram ( 5p + 5p = 10p)


(a) Draw the truth table for the following Boolean function:

$$f(x, y, z) = \bar{x} (yz + \bar{y})$$

x	y	z	$\bar{x}$	yz	$\bar{y}$	f
0	0	0	1	0	1	1
0	0	1	1	0	1	1
0	1	0	1	0	0	0
0	1	1	1	1	0	1
1	0	0	0	0	1	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	1	0	0

(b) Draw the Venn diagram that corresponds to this K-map:

		yz			
		00	01	11	10
x	0	0	0	0	1
	1	1	1	1	0



4. Number Conversions (5 x 4p each = 20p)

(a) Convert  $10101101_2$  to decimal

$$1 \times 2^7 + 0 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 =$$

$$= 128 + 32 + 8 + 4 + 1 = 128 + 40 + 5 = 168 + 5$$

$$= 173_{10}$$

(b) Convert  $91_{10}$  to binary

$91/2 = 45$	$1$	↑
$45/2 = 22$	$1$	
$22/2 = 11$	$0$	
$11/2 = 5$	$1$	
$5/2 = 2$	$1$	
$2/2 = 1$	$0$	
$1/2 = 0$	$1$	

$$1011011_2$$

(c) Convert  $165_{10}$  to hexadecimal

$$165/16 = 10 \quad 5$$

$$10/16 = 0 \quad 10 = A$$

$$A5_{16}$$

(d) Convert  $312_4$  to octal

$$\begin{array}{ccc} & \swarrow & \downarrow & \searrow \\ 11 & 01 & 10 & \end{array}$$

$$\begin{array}{cccc} & & | & \\ 11 & 01 & 10 & \\ \hline & 6 & 6 & \end{array}$$

Convert to binary, then to octal.

$$312_4 = 66_8$$

(e) Find the value of X that satisfies:  $10_5 + 10_6 + 10_7 = X_8$

$$18/8 = 2 \quad 2$$

$$2/8 = 0 \quad 2$$


$$\underbrace{5_{10} + 6_{10} + 7_{10}}_{18_{10}} = 22_8.$$

$$\Rightarrow X = 22$$

## 5. Verilog Code (10p)

a) Draw the circuit diagram that corresponds to the Structural Verilog module shown below. Clearly label all inputs, outputs and wires of your circuit

```
module mystery(A, B, F);  
  input A, B;  
  output F;  
  not(W, A);  
  not(X, B);  
  and(Y, A, X);  
  and(Z, W, B);  
  or(F, Y, Z);  
endmodule
```



$$F = A\bar{B} + \bar{A}B \quad \text{This is an XOR.}$$

b) Now write the Behavioral-Continuous Verilog code for the circuit above.



```
module mystery(A, B, F);  
  input A, B;  
  output F;  
  assign F = (~A & B) | (A & ~B);  
endmodule
```

Note: assign  $F = A \wedge B;$

also OK

6. Waveform (3 x 5p = 15p)


(a) Given this Questa Sim waveform, draw the corresponding K-map for F(A, B, C, D).



(b) Use the K-map from (a) to derive the minimum-cost Sum-of-Products (SOP) expression for F.


$$F = \overline{A}B + \overline{B}\overline{D} + A\overline{B}C$$

(c) Draw the circuit for the minimum SOP expression. Label all inputs and outputs.




7. Derive the minimum POS expression using a K-map (10p + 5p = 15p)

(a) Use a K-map to derive the minimum-cost POS expression for the following function  
 $f(a,b,c,d) = \prod M(1, 4, 6, 7, 9, 10, 12, 14, 15) + D(3, 5, 13)$ .




$$f = (\bar{a} + \bar{c} + d) \cdot (c + \bar{d}) \cdot \bar{b}$$

(b) Draw the circuit diagram for the minimum-cost Product-Of-Sums (POS) expression. Clearly label all inputs and outputs.



8. Redraw the Circuit (3 x 5p = 15p)

(a) Write the Boolean expression that corresponds to this circuit (do not simplify it yet).



$$f = \bar{a}b + a\bar{b} + ab + \bar{c}d$$

(b) Use the theorems and axioms of Boolean algebra to simplify the expression that corresponds to the circuit form (a) into a minimum-cost SOP expression.

$$f = \bar{a}b + a\bar{b} + ab + \bar{c}d$$

$$= \bar{a}b + a(\bar{b} + b) + \bar{c}d$$


// Theorem 8b

$$= \bar{a}b + a + \bar{c}d$$

// Theorem 16a

$$= a + b + \bar{c}d$$

(c) Use the minimum-cost SOP expression to redraw the circuit using only basic logic gates with at most 2-inputs each (i.e., only AND, OR, NOT gates).



9. Minimization and NAND implementation (3 x 5p = 15p)

(a) Draw the K-map that corresponds to the following Boolean function:

$$f = \bar{a} b d + a b \bar{c} d + b \bar{c} \bar{d} + a b c + \bar{b} d$$


	ab			
cd	00	01	11	10
00		1	1	
01	1	1	1	1
11	1	1	1	1
10			1	

(b) Redraw the K-map from (a) and derive the minimum-cost SOP expression for f.

$$f = ab + b\bar{c} + d$$

	ab			
cd	00	01	11	10
00	0	1	1	0
01	1	1	1	1
11	1	1	1	1
10	0	0	1	0

(c) Draw the circuit for the minimum-cost SOP expression using only NAND gates. Clearly label all inputs and outputs.





### 10. Boolean Algebra (15p)

Use the theorems and axioms of Boolean algebra to simplify the following expression:

$$F = \overline{\overline{A}B}(\overline{B} + ABC) + \overline{\overline{C}B\overline{A}} + \overline{\overline{A}BC} + \overline{C(\overline{A}\overline{B} + \overline{A}B + A)} = \alpha + \beta + \gamma + \delta,$$

where

$$\alpha = \overline{\overline{A}B}(\overline{B} + ABC) = \overline{\overline{A}B\overline{B}} + \overline{\overline{A}BABC} = 0,$$

$$\beta = \overline{\overline{C}B\overline{A}} = (\overline{C} + \overline{B})\overline{A} = \overline{C}\overline{A} + \overline{A}\overline{B},$$

$$\gamma = \overline{\overline{A}BC} = \overline{\overline{A}B} + \overline{C} = AB + \overline{C},$$

$$\delta = \overline{C(\overline{A}\overline{B} + \overline{A}B + A)} = \overline{C(\overline{A}(\overline{B} + B) + A)} = \overline{C(\overline{A} + A)} = \overline{C}.$$

$$F = \overline{\alpha + \beta + \gamma + \delta}$$

$$= \overline{0 + \overline{C}\overline{A} + \overline{A}\overline{B} + AB + \overline{C} + \overline{C}}$$

$$= \overline{\overline{C}\overline{A} + (\overline{A} + A)B + \overline{C}}$$

$$= \overline{\overline{C}(A + 1) + B}$$

$$= \overline{\overline{C} + B}$$

$$= \overline{\overline{C}} \cdot \overline{B}$$

$$= \overline{B}C.$$

Question	Max	Score
1. True/False	10	
2. Three-variable K-map	5	
3. Truth Table & Venn D.	10	
4. Number Conversions	20	
5. Verilog Code	10	
6. Waveform	15	
7. POS with K-map	15	
8. Redraw the Circuit	15	
9. Minimization & NAND	15	
10. Boolean Algebra	15	
TOTAL:	130	