



# **CprE 281: Digital Logic**

**Instructor: Alexander Stoytchev**

**<http://www.ece.iastate.edu/~alexs/classes/>**

# Logic Gates

*CprE 281: Digital Logic  
Iowa State University, Ames, IA  
Copyright © Alexander Stoytchev*

# Administrative Stuff

- **HW1 is out. It is due on Monday Aug 24 @ 4pm.**
- **Submit it as a PDF upload on Canvas before the start of the lecture.**
- **You can write the solutions on paper and then scan the pages to make **\*\*one\*\*** PDF file.**
- **No late homeworks will be accepted.**
- **Please write clearly on the first page:**
  - your name
  - student ID
  - lab section number

# CprE 281: Digital Logic

Fall 2020, 4:25 - 5:15 p.m. (Mondays, Wednesdays, and Fridays)

Course delivery is WWW (synchronous)

Instructor: [Alexander Stoytchev](#)

- [Syllabus](#)
- [Class Schedule \(Tentative\)](#)
- [Lecture Notes](#) (also in [PDF](#))
- [Labs](#)
- [Recitations](#)
  
- [Extra Readings](#)
  
- [Verilog Stuff](#)
- [Verilog Reference](#)
  
- [i281 CPU](#)
  
- [Homework 1](#) (Due on Monday Aug 24 @ 4pm)

# Labs Next Week

- Please download and read the lab assignment for next week before you go to your lab section.
- [https://www.ece.iastate.edu/~alexs/classes/2020\\_Fall\\_281/labs/Instructions/](https://www.ece.iastate.edu/~alexs/classes/2020_Fall_281/labs/Instructions/)
- [https://www.ece.iastate.edu/~alexs/classes/2020\\_Fall\\_281/labs/Lab\\_01/](https://www.ece.iastate.edu/~alexs/classes/2020_Fall_281/labs/Lab_01/)
- You must and **do** the prelab **before** you go to the lab.
- The TAs will check your prelab answers at the **beginning of the recitation**. If you don't have it done you'll lose 20% of the lab grade for that lab.

# CprE 281: Digital Logic

Fall 2020, 4:25 - 5:15 p.m. (Mondays, Wednesdays, and Fridays)

Course delivery is WWW (synchronous)

Instructor: [Alexander Stoytchev](#)

- [Syllabus](#)
- [Class Schedule \(Tentative\)](#)
- [Lecture Notes \(also in PDF\)](#)
- [Labs](#)
- [Recitations](#)
  
- [Extra Readings](#)
  
- [Verilog Stuff](#)
- [Verilog Reference](#)
  
- [i281 CPU](#)
  
- [Homework 1](#) (Due on Monday Aug 24 @ 4pm)



# Index of /~alexs/classes/2020\_Fall\_281/labs

Name      Last modified      Size Description



[Parent Directory](#)

-



[Instructions/](#)

21-Aug-2020 15:21

-



[Lab\\_01/](#)

21-Aug-2020 15:22

-



[Lab\\_02/](#)

18-Aug-2020 16:48

-



[Lab\\_03/](#)

18-Aug-2020 16:51

-



[Lab\\_04/](#)

18-Aug-2020 16:53

-



[Lab\\_05/](#)

18-Aug-2020 16:56

-



[Lab\\_06/](#)

18-Aug-2020 16:58

-



[Lab\\_07/](#)

18-Aug-2020 16:59

-



[Lab\\_08/](#)

18-Aug-2020 17:02

-



[Lab\\_09/](#)

18-Aug-2020 17:05

-



[Lab\\_10/](#)

18-Aug-2020 17:06

-



[Lab\\_11/](#)

18-Aug-2020 17:08

-



[Lab\\_12/](#)

18-Aug-2020 17:20

-




[Mini\\_Project/](#)

18-Aug-2020 17:10

-

# Index of /~alexs/classes/2020\_Fall\_281/labs/Instructions

<u>Name</u>	<u>Last modified</u>	<u>Size</u>	<u>Description</u>
 <a href="#">Parent Directory</a>		-	
 <a href="#">CprE_281_Lab_Online_Access.docx</a>	18-Aug-2020 16:35	15K	
 <a href="#">CprE_281_Lab_Online_Access.pdf</a>	18-Aug-2020 16:35	17K	
 <a href="#">ModelSIM_Guide.docx</a>	20-Aug-2020 11:29	2.6M	
 <a href="#">ModelSIM_Guide.pdf</a>	20-Aug-2020 11:30	1.5M	







# Index of /~alexs/classes/2020\_Fall\_281/labs

Name      Last modified      Size Description







---

 <a href="#">Parent Directory</a>		-	
 <a href="#">Instructions/</a>	21-Aug-2020 15:21	-	
 <a href="#">Lab_01/</a>	21-Aug-2020 15:22	-	
 <a href="#">Lab_02/</a>	18-Aug-2020 16:48	-	
 <a href="#">Lab_03/</a>	18-Aug-2020 16:51	-	
 <a href="#">Lab_04/</a>	18-Aug-2020 16:53	-	
 <a href="#">Lab_05/</a>	18-Aug-2020 16:56	-	
 <a href="#">Lab_06/</a>	18-Aug-2020 16:58	-	
 <a href="#">Lab_07/</a>	18-Aug-2020 16:59	-	
 <a href="#">Lab_08/</a>	18-Aug-2020 17:02	-	
 <a href="#">Lab_09/</a>	18-Aug-2020 17:05	-	
 <a href="#">Lab_10/</a>	18-Aug-2020 17:06	-	
 <a href="#">Lab_11/</a>	18-Aug-2020 17:08	-	
 <a href="#">Lab_12/</a>	18-Aug-2020 17:20	-	
 <a href="#">Mini_Project/</a>	18-Aug-2020 17:10	-	

# Index of /~alexs/classes/2020\_Fall\_281/labs/Lab\_01

[Name](#)                      [Last modified](#)      [Size](#)   [Description](#)

---

 <a href="#">Parent Directory</a>	-		
 <a href="#">CPRE281 LAB01(Answer Sheet).docx</a>	18-Aug-2020 16:48	26K	
 <a href="#">CPRE281 LAB01.docx</a>	18-Aug-2020 16:40	28K	
 <a href="#">CPRE281 LAB01.pdf</a>	18-Aug-2020 16:40	121K	
 <a href="#">Lab 1 CPR E 281 .zip</a>	19-May-2020 08:41	5.9M	
 <a href="#">ModelSIM_Guide.pdf</a>	20-Aug-2020 11:30	1.5M	

---

Name and Student ID: \_\_\_\_\_ Lab Section: \_\_\_\_\_

Date: \_\_\_\_\_

**PRELAB:**

Q1. Fill in the Truth Table below for an AND gate:

A	B	C
0	0	
0	1	
1	0	
1	1	

Q2. What does the .bdf file extension stand for?

This is the prelab  
for lab #1

**LAB:**

2.0 Fill in the Truth Table for *lab1step1*:

A	B	C
0	0	
0	1	
1	0	
1	1	

Logic Expression: \_\_\_\_\_

4.0 Fill in the Truth Table for *lab1step2*:

W	X	Y	Z
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Logic Expression: \_\_\_\_\_

4.0 Fill in the Truth Table for *lab1step3*:

A	B	C	F


Logic Expression: \_\_\_\_\_



# A Binary Switch




(a) Two states of a switch




(b) Symbol for a switch

# A Light Controlled by a Switch



(a) Simple connection to a battery


# A Light Controlled by a Switch






# A Light Controlled by a Switch

$$x = 1$$




# A Light Controlled by a Switch




(b) Using a ground connection as the return path


# The Logical AND function (series connection of the switches)




# The Logical AND function (series connection of the switches)




# The Logical AND function (series connection of the switches)




# The Logical AND function (series connection of the switches)



# The Logical AND function (series connection of the switches)




# The Logical OR function (parallel connection of the switches)







# The Logical OR function (parallel connection of the switches)




# The Logical OR function (parallel connection of the switches)




# The Logical OR function (parallel connection of the switches)




# The Logical OR function (parallel connection of the switches)




# An Inverting Circuit




# An Inverting Circuit




# An Inverting Circuit




# The Three Basic Logic Gates



NOT gate




AND gate



OR gate




# Truth Table for NOT




$x$	$\bar{x}$
0	1
1	0

# Truth Table for AND



$x_1$	$x_2$	$x_1 \cdot x_2$
0	0	0
0	1	0
1	0	0
1	1	1

# Truth Table for OR



$x_1$	$x_2$	$x_1 + x_2$
0	0	0
0	1	1
1	0	1
1	1	1


# Truth Tables for AND and OR

$x_1$	$x_2$	$x_1$	$x_2$	$x_1 + x_2$
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	1


AND

OR

# Logic Gates with n Inputs



AND gate




OR gate


# Truth Table for 3-input AND and OR

$x_1$	$x_2$	$x_3$	$x_1$	$x_2$	$x_3$	$x_1 + x_2 + x_3$
0	0	0		0		0
0	0	1		0		1
0	1	0		0		1
0	1	1		0		1
1	0	0		0		1
1	0	1		0		1
1	1	0		0		1
1	1	1		1		1

# A series-parallel connection of the switches





# Example of a Logic Circuit Implemented with Logic Gates






# Example of a Logic Circuit Implemented with Logic Gates




# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$


# Circuit Analysis



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$




# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis with Sequential Inputs




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Circuit Analysis with Sequential Inputs



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$


# Circuit Analysis with Sequential Inputs




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$




# Circuit Analysis with Sequential Inputs




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$




# Circuit Analysis with Sequential Inputs




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$




# Circuit Analysis with Sequential Inputs



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$




# Timing Diagram



# Truth Table for this Logic Circuit


$x_1$	$x_2$	$f(x_1, x_2)$	A	B
0	0	1	1	0
0	1	1	1	0
1	0	0	0	0
1	1	1	0	1

# Functionally Equivalent Circuits




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$

# Functionally Equivalent Circuits



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$




(d) Network that implements  $g = \bar{x}_1 + x_2$





# The XOR Logic Gate




(a) Two switches that control a light

$x$	$y$	$L$
0	0	0
0	1	1
1	0	1
1	1	0

(b) Truth table


# The XOR Logic Gate



(a) Two switches that control a light

$x$	$y$	$L$
0	0	0
0	1	1
1	0	1
1	1	0

(b) Truth table




(c) Logic network




(d) XOR gate symbol

# XOR Analysis




[ Figure 2.11c from the textbook ]


# XOR Analysis (x=0, y=0)




# XOR Analysis (x=0, y=0)




# XOR Analysis (x=0, y=0)



# XOR Analysis (x=0, y=0)




# XOR Analysis (x=0, y=0)






# XOR Analysis




[ Figure 2.11c from the textbook ]

# XOR Analysis (x=0, y=1)




# XOR Analysis




[ Figure 2.11c from the textbook ]

# XOR Analysis (x=1, y=0)




# XOR Analysis




[ Figure 2.11c from the textbook ]

# XOR Analysis (x=1, y=1)




# Truth Table for XOR



$x$	$y$	$L$
0	0	0
0	1	1
1	0	1
1	1	0

# Truth Table for XOR



$x$	$y$	$L$
0	0	0
0	1	1
1	0	1
1	1	0

The output is 1 only if both inputs are different.





# Addition of Binary Numbers

$a$	0	0	1	1
$+b$	$+0$	$+1$	$+0$	$+1$
<hr/>	<hr/>	<hr/>	<hr/>	<hr/>
$s_1 s_0$	0 0	0 1	0 1	1 0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 0 \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

<i>a</i>	0	0	1	1
<u>+ <i>b</i></u>	<u>+ 0</u>	<u>+ 1</u>	<u>+ 0</u>	<u>+ 1</u>
<i>s</i> <sub>1</sub> <i>s</i> <sub>0</sub>	0 0	0 1	0 1	1 0

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$a$	0	0	1	1
$+b$	$+0$	$+1$	$+0$	$+1$
$\hline$	$\hline$	$\hline$	$\hline$	$\hline$
$s_1 s_0$	0 0	0 1	0 1	1 0

$a$	$b$	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 0 \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

<i>a</i>	0	0	1	1
<u>+ <i>b</i></u>	<u>+ 0</u>	<u>+ 1</u>	<u>+ 0</u>	<u>+ 1</u>
<i>s</i> <sub>1</sub> <i>s</i> <sub>0</sub>	0 0	0 1	0 1	1 0

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$a$	0	0	1	1
$+b$	$+0$	$+1$	$+0$	$+1$
$s_1 s_0$	0 0	0 1	0 1	1 0

$a$	$b$	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 0 \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 \ 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 \ 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 \ 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 \ 0 \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 \ 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 \ 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 \ 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 \ 0 \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 0 \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 \boxed{s_0} \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 \boxed{0} \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 \boxed{1} \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 \boxed{1} \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 \boxed{0} \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 0 \end{array}$$

$a$	$b$	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$$\begin{array}{r} a \\ + b \\ \hline s_1 s_0 \end{array} \quad \begin{array}{r} 0 \\ + 0 \\ \hline 0 0 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 0 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 1 0 \end{array}$$

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

$a$	$b$	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



# Addition of Binary Numbers

?

<i>a</i>	<i>b</i>		<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0		0	0
0	1		0	1
1	0		0	1
1	1		1	0

# Addition of Binary Numbers

AND

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers

?

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers


XOR

<i>a</i>	<i>b</i>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers


$a$	$b$	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers



$a$	$b$	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

# Addition of Binary Numbers




$a$	$b$	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0















# The following examples came from this book






INPUT B	INPUT A	OUTPUT
NO	NO	NO
NO	YES	NO
YES	NO	NO
YES	YES	YES





INPUT B	INPUT A	OUTPUT
NO	NO	NO
NO	YES	YES
YES	NO	YES
YES	YES	YES



**Questions?**

**THE END**