

Name and Std ID: _____ Lab Section: _____

Date: _____

Submission Instructions:

Prelab:

1. Complete the prelab
2. Submit this report with the prelab completed to Canvas before your lab starts

Lab:


1. Complete the lab according to the instructions
2. Take screenshots of your ModelSim waveform (note: to receive points your NetID has to be present in the screenshot) and insert them into this document.
3. Include screenshots of any related block design files or Verilog files in the report
4. Complete this report and reupload it to Canvas

PRELAB:

Q1. Add the following numbers then write them in decimal:

Binary numbers to add a3 a2 a1 a0 + b3 b2 b1 b0	Binary result C0 S3 S2 S1 S0	Decimal conversion N0 N0 (X3 X2 X1 X0) (X3 X2 X1 X0)
1001 + 0111	10000	16
1011 + 1001		
1110 + 0101		
0010 + 1110		
1101 + 1011		

Q2. Consider the five-bit binary result (C0, S3, S2, S1, S0) representation in the table above. We would like to represent each combination as its equivalent in two decimal digits, each of which can be represented in binary as shown in the following table. Finish filling in the following truth table.



C0	S3	S2	S1	S0	Decimal	N1X3	N1X2	N1X1	N1X0	N0X3	N0X2	N0X1	N0X0
0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0	0	0	0	1	0 1	0	0	0	0	0	0	0	1
0	0	0	1	0	0 2	0	0	0	0	0	0	1	0
0	0	0	1	1	0 3	0	0	0	0	0	0	1	1
0	0	1	0	0	0 4	0	0	0	0	0	1	0	0
0	0	1	0	1	0 5	0	0	0	0	0	1	0	1
0	0	1	1	0	0 6	0	0	0	0	0	1	1	0
0	0	1	1	1	0 7	0	0	0	0	0	1	1	1
0	1	0	0	0	0 8	0	0	0	0	1	0	0	0
0	1	0	0	1	0 9	0	0	0	0	1	0	0	1
0	1	0	1	0	1 0	0	0	0	1	0	0	0	0
0	1	0	1	1	1 1	0	0	0	1	0	0	0	1
0	1	1	0	0	1 2	0	0	0	1	0	0	1	0
0	1	1	0	1	1 3	0	0	0	1	0	0	1	1
0	1	1	1	0	1 4	0	0	0	1	0	1	0	0
0	1	1	1	1	1 5	0	0	0	1	0	1	0	1
1	0	0	0	0	1 6	0	0	0	1	0	1	1	0
1	0	0	0	1									
1	0	0	1	0									
1	0	0	1	1									
1	0	1	0	0									
1	0	1	0	1									
1	0	1	1	0									
1	0	1	1	1									
1	1	0	0	0									
1	1	0	0	1									
1	1	0	1	0									
1	1	0	1	1									
1	1	1	0	0									
1	1	1	0	1									
1	1	1	1	0									
1	1	1	1	1									

Q3. Find the logic expressions for N1X3, N1X2, N1X1, N1X0, NOX3, NOX2, NOX1, and NOX0 as a function of C0, S3, S2, S1 and S0:

N1X3 =

N1X2 =

N1X1 =

N1X0 =

NOX3 =

NOX2 =

NOX1 =

NOX0 =

Q4. Write the Verilog code for the Binary Coded Decimal Converter from **Section 3.3** using the assign statement.

Example:

```
module  
    input ...  
    output ...  
    assign ...  
endmodule
```

LAB:

Hardware demonstrates a good design.

<<Insert a screenshot of your BDF file here>>

Lab 6 screenshots:

<<< Insert a screenshot of the lab06.do waveform>>>

To get full points, replace this screenshot with your results

- To find your NetID, open the start menu and search for "This PC". Then scroll down to reveal your NetID

**Example Screenshot
Replace Me!**

**Must show your
NetID and
verified waveform**