# ModelSim Guide

CPR E 281: Digital Logic

## Introduction

ModelSim is a software for simulating hardware related tasks such as those normally performed on the Altera FPGA Board. Due to the coronavirus pandemic we are not allowed to use these boards this semester, because they cannot be easily disinfected after each use. Therefore, we will use ModelSim to simulate our circuit designs.

### Starting ModelSim

VDI provides a virtual Windows 10 or Linux desktop with the same software as our physical computer labs. VDI works both on-campus and off-campus and can be used from almost any computing device (<u>https://etg.ece.iastate.edu/vdi/</u>).

#### How to Connect to VDI

If you are off campus you no longer need to connect to the VPN before using VDI (unless you want to; instructions for VPN are posted here: <u>https://vpn.iastate.edu/</u>).

- 1. Download the client for Windows or Mac: https://vlab.ece.iastate.edu/
- 2. Install the client with all the defaults.
- 3. Launch the VMware Horizon Client
- 4. Click the New Server icon on the Horizon Client Home window (the plus button on the top left), enter <a href="https://vlab.ece.iastate.edu">https://vlab.ece.iastate.edu</a> for the name of the Connection Server, and click Connect.
- 5. Enter your IASTATE NetID in the form of <u>netid@iastate.edu</u> and password
- 6. Double click on the CPRE Labs Physical or CPRE Labs Virtual (See image below). Do not use EE Labs Physical or Virtual as they do not have the correct software installed.

••• • 🕅 🖒 ht	tps://vlab.ece.iastate.edu			
CPRE Labs Physical	CprE Labs Virtual	EE Labs Physical	EE Labs Virtual	

You should now be able to access Quartus Prime remotely, as well as your U: drive. When you are finished using the VDI session, make sure anything that you want to keep saved on your U: drive. Otherwise, it will be deleted after you logout. You can exit the VDI session via several methods:

- 1. Start Menu > Log off
- 2. Start Menu > Shut Down
- 3. Quit the VMware View Client

All sessions are automatically destroyed after 2 hours of inactivity or logoff/shutdown.

To open ModelSim, simply search for ModelSim on the start menu as shown in Figure 1.




Figure 1: Starting ModelSIM from the start menu.

## Creating a New Project

After starting ModelSim, click on **File** > **New** > **Project** and select a directory on your U: drive for the project as shown in Figure 2 and Figure 3. This directory will contain all files for the new project.




Figure 2: Selecting a directory for a new project.

ModelSim SE-64 2020.2		ha Add Davis Tale Laura	Destander MG	- davis - Unite					_	o ×
L		ilate Add Library Tools Layout	BOOKMARKS WI			Layout NoDesign		ColumnLayout AllColumns		
1	-		678	) 🕲 LEI IIIII 🚧 🖼	E	_ cayoot nobesign	-	Countrayout AllColumns		
_ <i>4</i> 5 - <i>4</i> 5 - <i>4</i> 5 - 45 - 45	\$									
Library										
▼ Name	Type	Path								
🛨 抗 floatfixlib	Library	\$MODEL_TECH//floatfixlib								
	Library	\$MODEL_TECH//flps_lib								
ieee_env (empty)	Library Library	\$MODEL_TECH//ieee_env \$MODEL_TECH//infact	-							
	Library	\$MODEL_TECH//mact \$MODEL_TECH//mc2_lib								
mgc_ams (empty)	Library	\$MODEL_TECH//mgc_ams								
+ miAvm	Library	\$MODEL_TECH//avm								
	Library	\$MODEL_TECH//ovm-2.1.2								
mtiPA (empty)	Library	\$MODEL_TECH//pa_lib								
🖅 🏭 mtiRnm	Library	\$MODEL_TECH//rnm								
mtUPF	Library	\$MODEL_TECH//upf_lib								
💽 📶 mtiUvm	Library	\$MODEL_TECH//uvm-1.1d								
	Library	\$MODEL_TECH//osvvm								
• sv_std	Library	\$MODEL_TECH//sv_std								
wh_ux01v_lib     whdlopt_lib	Library Library	\$MODEL_TECH//vh_ux01v_lib \$MODEL_TECH//vhdlopt_lib								
+ vital2000	Library	\$MODEL_TECH//vital2000		MO	reate Project	×				
+ ieee	Library	\$MODEL_TECH//eee			roject Name					
. modelsim_lib	Library	\$MODEL_TECH//modelsim_lib		lab						
+ 1 std	Library	\$MODEL_TECH//std		Tab.	1					
	Library	\$MODEL_TECH//std_developerskit		-P	roject Location					
synopsys	Library	\$MODEL_TECH//synopsys			Documents/CPRE281/Lab01	Browse				
• verilog	Library	\$MODEL_TECH//verilog		10.11	bootalicitos, orresorr, sabor	oronsen				
				D	efault Library Name					
				worl	k					
				0	opy Settings From					
			_	ech	64_2020.2/modelsim.ini	Browse				
				•	Copy Library Mappings C Reference	ibrary Mappings				
						OK Cancel				
	_									
· ·										
Transcript										+ a ×
	from di	sclosure under the Trade Secr	nate Act							<u> </u>
# // 18 U.S.C. Sect # //			leus Acu,							
ModelSim>										-
<no design="" loaded=""></no>		\$MODEL_TECH//floatfixlib								
										11

Figure 3: Selecting a directory for a new project.

After completing these steps, ModelSim creates necessary project and preset files to later ease the process of opening projects and view previous simulation logs.

## Adding Files to ModelSim

The next step is to add files to the project. There are two options, either to create a new file within ModelSim's built-in text editor or add an existing file from the directory. The choice is made with the pop-up window shown in Figure 4, which should show up automatically after creating a new project. **The files that can be added here are .v files, i.e., Verliog HDL files.** 




Figure 4: Pop-up window to select file additions.


## What Are Verilog HDL (.v) Files?

ModelSim can simulate circuits described using a Hardware Description Language (HDL). In this class we will use a language called Verilog, or sometimes Verilog HDL. There are two ways to create a Verilog (.v) file:

- 1. Describe the functionality of the circuit directly in Verilog using a text editor (such as the one in ModelSim).
- 2. Create a block diagram file (.bdf) for the circuit using a software tool called Quartus. Then, convert the .bdf file to a .v file so that it can be simulated with ModelSim.

This guide describes how to create a Verilog file in Quartus.

Using Quartus to Convert a Block Diagram File to a Verilog HDL File Using the start menu, search for Quartus and start the application as shown in Figure 5.



Load the desired block diagram file (\*.bdf) that you want to convert to a Verilog (\*.v) file. Then, go to **File > Create/Update > Create HDL Design from Current File** as shown in Figure 6. A pop-up window will prompt you for the format of the output file. Make sure to select "Verolog HDL" as shown in Figure 7. Click OK and let Quartus do the remaining work. The resulting \*.v file is now in the same directory and is ready to be opened by ModelSim.

Note: After converting the file it should be added to a project in ModelSim so that it can be simulated (see the previous page).

Fit	le Edit View Project Assi	gnments Processin	ng Tools Window Help
	New	Ctrl+N	- /��� ◎ ▶  ૠ♀ ♥ ♣ ♥ 篇 ♥
C	Open	Ctrl+O	lab1step"
	Close	Ctrl+F4	■ N Q W A D * • □ 1 1 1 1 1 1 1 N N D O < >
	New Project Wizard		
*	Open Project	Ctrl+J	
	Save Project		
	Close Project		
8	Save	Ctrl+S	a
	Save As		
0	Save All	Ctrl+Shift+S	
	File Properties		
	Create / Update	•	Create HDL Design File from Current File
	Export		Create Symbol Files for Current File
	Convert Programming File	2S	Create AHDL Include Files for Current File
11	Page Setup		Create Verilog Instantiation Template Files for Current File
	Print Preview		Create VHDL Component Declaration Files for Current File
-	Print	Ctrl+P	Create Design File from Selected Block
	Recent Files	•	Update Design File from Selected Block
	Recent Projects	•	Create Signal Tap File from Design Instance(s)
	Exit	Alt+F4	Create JAM, JBC, SVF, or ISC File
			Create/Update IPS File
80	sks Compilation	* = 9.6 ×	Create Board-Level Boundary-Scan File
	Task	ST	3 Create Ten Level Decime File Frame Dis Diseases
	<ul> <li>Compile Design</li> <li>Figure</li> </ul>		Create Top-Level Design File From Pin Planner rting a .bdf file to a .v file.
	Figure	6: Conver	
	Figure	6: Conver eate HDL D ame: 1 LAI	rting a .bdf file to a .v file.
	Figure The File	6: Conver eate HDL D ame: 1 LAI	rting a .bdf file to a .v file.
	Figure File n File	6: Conver eate HDL D ame: 1 LAI type	rting a .bdf file to a .v file. Pesign File for Current × B01/lab1step1/lab1step1.v
	Figure File n File	6: Conver eate HDL D ame: 1 LA type VHDL Verilog HD	rting a .bdf file to a .v file. Pesign File for Current × B01/lab1step1/lab1step1.v
	Figure File n File	6: Conver eate HDL D ame: 1 LA type VHDL Verilog HD	rting a .bdf file to a .v file. resign File for Current × B01/lab1step1/lab1step1.v

#### **Compiling Files**

To compile a file, right click on the file name within the project directory and then **Compile > Compile All** (see Figure 8). If the compilation is successful, a green tick mark will appear in the status column for this file.




Figure 8: Compiling files in ModelSim.

#### Starting a Simulation

Before you proceed to this step, make sure that all files in your project are compiled successfully. This is necessary because there could be dependencies between the files.

To run the simulation click **Simulate** > **Start Simulation** as shown in Figure 9. A pop-up window will prompt you to select the file that you want to simulate. In the "Design" tab, look for an item called "work" and then click the "+" button that is immediately to its left (see Figure 10). This will show more files. Click on the file that you want to test and then click OK.




Figure 9: Starting a simulation in ModelSim.

Desig	n VHDL Verilog	Libraries	SDF Others	«
* Na		Туре	Path	
	work	Library	C:/Users/amnazar/Downloads/Lab1/work	
	└─M lab1step1	Module	C:/Users/amnazar/Downloads/Lab1/la	
	floatfixlib	Library	\$MODEL_TECH//floatfixlib	
	ieee_env (empty)	Library	\$MODEL_TECH//ieee_env	-
	infact	Library	\$MODEL_TECH//infact	
	mc2_lib	Library	\$MODEL_TECH//mc2_lib	
	mgc_ams (empty)	Library	\$MODEL_TECH//mgc_ams	
	mtiAvm	Library	\$MODEL_TECH//avm	
	mtiOvm	Library	\$MODEL_TECH//ovm-2.1.2	
	mtiPA (empty)	Library	\$MODEL_TECH//pa_lib	
				▶
Des	gn Unit(s)		Resolution	
wo:	rk.lablstepl		default	-
Opt	mization			
	Enable optimization		Optimization Optio	ns

Figure 10: Selecting the file to be simulated from the work directory.




Figure 11: Starting a simulation and invoking the wave form diagram.

A simulation window should pop-up as shown in Figure 11. Double click the file name to show all input/signal/output variables. Then select all variable in the menu on the right and press "CTRL-W" to add waveforms. No actual wave forms should show up since the variables have no initial value yet. This is shown in Figure 12.




Figure 12: Adding variables and incorporating them into the wave form.

#### **Edge-Case Testing**

Now, it's time to finally test the circuit! For this example, we will hard code (or force) the values of the input variables for this circuit. This next step is important! Click on the desired **input variable and not on an output variable**. Then, right click and choose **Force** as shown in Figure 13. This allows you to force a value for that input indefinitely, or at least until it is forced to another value manually. The default value of an input is 1'hz. This value is neither 1 or 0 and can cause erroneous outputs. Make sure to force any inputs that are not tied to another circuit.

Another way to test is to create a testbench (if you're interested look up some YouTube tutorials on this subject), but that is out of the scope of this class.

Note:

• The syntax for the forcing a value is "<number of bits>'h<value in hex>." For example, forcing a value of "4h'a" represents setting 4-bit number with the value of 10<sub>10</sub> (or A<sub>16</sub>). To force a value of 1 or 0 set value to "1'h1" or "1'h0" respectively.




Figure 13: Forcing values for an input.

After completing all of these steps, it is time to see some results. There is a command prompt at the bottom that allows for typing in commands in ModelSim syntax.

Using these commands, we can quickly tell ModelSim to complete tasks, instead of looking for them in the dropdown menus. Please ensure that all input variables have a forced value before doing this step. On the command prompt type "run 100", which lets the wave form simulate edge cases for 100 ns. The output variable now shows an expected output. In this case, the output of o AND o is o! This is shown in Figure 14.




Figure 14: Wave form showing o AND o for which the output is o.

## Questions

If you have any questions or comments, please email your lab TA for further assistance.