



# **CprE 281: Digital Logic**

**Instructor: Alexander Stoytchev**

**<http://www.ece.iastate.edu/~alexs/classes/>**

# Mealy State Model

*CprE 281: Digital Logic  
Iowa State University, Ames, IA  
Copyright © Alexander Stoytchev*


# **Administrative Stuff**

- **Homework 10 is out**
- **It is due on Monday Nov 14 @ 4pm**

# **Administrative Stuff**


- **Final Project**

# The general form of a synchronous sequential circuit




[ Figure 6.1 from the textbook ]

# Moore Type



# Mealy Type



# Sample Problem

**Implement a 11 detector. In other words, the output should be equal to 1 if two consecutive 1's have been detected on the input line. The output should become 1 as soon as the second 1 is detected in the input.**



# Sequences of input and output signals

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
$w$ :	0	1	0	1	1	0	1	1	1	0	1
$z$ :	0	0	0	0	1	0	0	1	1	0	0

# Sequences of input and output signals

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
<b>input</b> $w$ :	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> $z$ :	0	0	0	0	1	0	0	1	1	0	0

# Sequences of input and output signals

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0

[ Figure 6.22 from the textbook ]

# Sequences of input and output signals

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0

[ Figure 6.22 from the textbook ]

# Sequences of input and output signals

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0

[ Figure 6.22 from the textbook ]

# Sequences of input and output signals

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0

[ Figure 6.22 from the textbook ]

# Sequences of input and output signals

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0


# Sequences of input and output signals

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0

[ Figure 6.22 from the textbook ]




# State diagram of an FSM that realizes the task



[ Figure 6.23 from the textbook ]


# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	<input type="checkbox"/> 0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0



# Let's Do a Simulation


Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0






# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
<b>input</b> $w$ :	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
<b>input</b> $w$ :	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0



# Let's Do a Simulation


Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
<b>input</b> $w$ :	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> $z$ :	0	0	0	0	1	0	0	1	1	0	0






# Let's Do a Simulation

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> w:	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> z:	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
<b>input</b> <i>w</i> :	0	1	0	1	1	0	1	1	1	0	1
<b>output</b> <i>z</i> :	0	0	0	0	1	0	0	1	1	0	0




# Let's Do a Simulation

Clock cycle:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
input $w$ :	0	1	0	1	1	0	1	1	1	0	1
output $z$ :	0	0	0	0	1	0	0	1	1	0	0




# Now Let's Do the State Table for this FSM



Present state	Next state		Output $z$	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A				
B				

# Now Let's Do the State Table for this FSM



Present state	Next state		Output $z$	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	B	0	0
B	A	B	0	1

# The State Table for this FSM

Present state	Next state		Output $z$	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	B	0	0
B	A	B	0	1

# Let's Do the State-assigned Table

Present state	Next state		Output $z$	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	B	0	0
B	A	B	0	1

Present state	Next state		Output	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
$y$	$Y$	$Y$	$z$	$z$
A 0				
B 1				



# Let's Do the State-assigned Table

Present state	Next state		Output $z$	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	B	0	0
B	A	B	0	1

	Present state	Next state		Output	
		$w = 0$	$w = 1$	$w = 0$	$w = 1$
	$y$	$Y$	$Y$	$z$	$z$
A	0	0	1	0	0
B	1	0	1	0	1

# The State-assigned Table

	Present state	Next state		Output	
		$w = 0$	$w = 1$	$w = 0$	$w = 1$
	$y$	$Y$	$Y$	$z$	$z$
A	0	0	1	0	0
B	1	0	1	0	1

# The State-assigned Table


	Present state	Next state		Output	
		$w = 0$	$w = 1$	$w = 0$	$w = 1$
	$y$	$Y$	$Y$	$z$	$z$
A	0	0	1	0	0
B	1	0	1	0	1

$$Y = D = w \quad z = wy$$

# The State-assigned Table


	Present state	Next state		Output	
		$w = 0$	$w = 1$	$w = 0$	$w = 1$
	$y$	$Y$	$Y$	$z$	$z$
A	0	0	1	0	0
B	1	0	1	0	1

$$Y = D = w \quad z = wy$$




This assumes D flip-flop

# Circuit Implementation of the FSM




$$Y = D = w \quad z = wy$$

# Circuit & Timing Diagram



(a) Circuit




(b) Timing diagram

[ Figure 6.26 from the textbook ]

**What if we wanted the output signal to be delayed by 1 clock cycle?**


# Circuit Implementation of the Modified FSM



[ Figure 6.27a from the textbook ]



# Circuit Implementation of the Modified FSM




This flip-flop delays the output signal by one clock cycle

# We Have Seen This Diagram Before

$$Y_1(w, y_2, y_1) = w$$


$$Y_2(w, y_2, y_1) = wy_1$$

$$z(y_2, y_1) = y_2$$




[ Figure 6.17 from the textbook ]

# Circuit & Timing Diagram




(a) Circuit




[ Figure 6.27 from the textbook ]

# The general form of a synchronous sequential circuit




[ Figure 6.1 from the textbook ]


# Moore Type




# Mealy Type




# Moore






# Mealy



# Moore




# Mealy






# Mealy




# Moore




Notice that the output of the Moore machine is delayed by one clock cycle

**Mealy**



**Moore**



**Questions?**

**THE END**