

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Fast Adders

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

- HW5 is out
- It is due on Monday Oct 3 @ 4pm.
- Please write clearly on the first page (in block capital letters) the following three things:
 - Your First and Last Name
 - Your Student ID Number
 - Your Lab Section Letter
- Also, please staple all of your pages together.

Administrative Stuff

- Labs Next Week
- Mini-Project
- This one is worth 3% of your grade.
- Make sure to get all the points.
- http://www.ece.iastate.edu/~alexs/classes/ 2016_Fall_281/labs/Project-Mini/

Quick Review

The problems in which row are easier to calculate?

The problems in which row are easier to calculate?

82
61
21

Why?

$$82 - 64 = 82 + 100 - 100 - 64$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$= 82 + (99 + 1 - 64) - 100$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$= 82 + (99 + 1 - 64) - 100$$

$$= 82 + (99 - 64) + 1 - 100$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$= 82 + (99 + 1 - 64) - 100$$

Does not require borrows

$$= 82 + (99 - 64) + 1 - 100$$

9's Complement (subtract each digit from 9)

10's Complement (subtract each digit from 9 and add 1 to the result)

$$-\frac{99}{64}$$

$$-35 + 1 = 36$$

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$
$$= 82 + 35 + 1 - 100$$

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$

$$= 82 + 35 + 1 - 100$$

$$82 - 64 = 82 + 99 - 64) + 1 - 100$$

$$= 82 + 35 + 1 - 100$$

$$= 82 + 36 - 100$$

$$82 - 64 = 82 + 99 - 64 + 1 - 100$$

$$= 82 + 35 + 1 - 100$$

$$= 82 + 36 - 100$$
// Add the first two.
$$= 118 - 100$$

$$82 - 64 = 82 + 99 - 64) + 1 - 100$$

$$= 82 + 35 + 1) - 100$$

$$= 82 + 36 - 100$$
// Add the first two.
$$= 18 - 100$$
// Just delete the leading 1.
// No need to subtract 100.
$$= 18$$

2's complement

Let K be the negative equivalent of an n-bit positive number P.

Then, in 2's complement representation K is obtained by subtracting P from 2^n , namely

$$K = 2^n - P$$

Deriving 2's complement

For a positive n-bit number P, let K_1 and K_2 denote its 1's and 2's complements, respectively.

$$K_1 = (2^n - 1) - P$$

$$K_2 = 2^n - P$$

Since $K_2 = K_1 + 1$, it is evident that in a logic circuit the 2's complement can computed by inverting all bits of P and then adding 1 to the resulting 1's-complement number.

0101

0010

0100

0 1 1 1

0 1 0 1 1 0 1 0

0 0 1 0

1 1 0 1

0 1 0 0
1 0 1 1

0 1 1 1 1 0 0 0

Invert all bits.

$$\begin{array}{r}
0 \ 1 \ 0 \ 1 \\
+ \ 1 \\
\hline
1 \ 0 \ 1 \ 1
\end{array}$$

$$\begin{array}{r}
0 \ 0 \ 1 \ 0 \\
+ \ 1 \\
\hline
1 \ 1 \ 1 \ 0
\end{array}$$

$$\begin{array}{r}
0 \ 1 \ 0 \ 0 \\
+ \ 1 \\
\hline
1 \ 1 \ 0 \ 0
\end{array}$$

$$\begin{array}{c}
0 & 1 & 1 & 1 \\
1 & 0 & 0 & 0 \\
+ & & 1 \\
\hline
1 & 0 & 0 & 1
\end{array}$$

Then add 1.

Quick Way to find 2's complement

- Scan the binary number from right to left
- Copy all bits that are 0 from right to left
- Stop at the first 1
- Copy that 1 as well
- Invert all remaining bits

0101

0010

0100

0 1 1 1

0 1 0 1 0 0 1 0

Copy all bits that are 0 from right to left.

0 1 0 1 . . . 1 0 0 1 0

0 1 0 0. 1 0 0. . . . 1

Stop at the first 1. Copy that 1 as well.

0 1 0 1 1 0 1 1 0 0 1 0

1110

0 1 0 0
1 1 0 0

0 1 1 1 1 0 0 1

Invert all remaining bits.

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

The top half is the same in all three representations. It corresponds to the positive integers.

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1 <mark>1</mark> 01	-5	-2	-3
1 110	-6	-1	-2
1111	-7	-0	-1

In all three representations the first bit represents the sign. If that bit is 1, then the number is negative.

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	_+1_	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	$\overline{-1}$	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

Notice that in this representation there are two zeros!

Interpretation of four-bit signed integers

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	_1	-2
1111	-7	-0	-1

There are two zeros in this representation as well!

Interpretation of four-bit signed integers

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

In this representation there is one more negative number.


Taking the 2's complement negates the number

decimal	b ₃ b ₂ b ₁ b ₀	take the 2's complement	$b_3 b_2 b_1 b_0$	decimal
+7	0111	=>	1001	- 7
+6	0110	=>	1010	-6
+5	0101	\Longrightarrow	1011	- 5
+4	0100	=>	1100	-4
+3	0011	=>	1101	- 3
+2	0010	=>	1110	-2
+1	0001	\Longrightarrow	1111	-1
+0	0000	=>	0000	+0
-8	1000	=>	1000	-8
- 7	1001	=>	0111	+7
-6	1010	=>	0110	+6
- 5	1011	=>	0101	+5
-4	1100	=>	0100	+4
-3	1101	=>	0011	+3
-2	1110	=>	0010	+2
-1	1111	=>	0001	+1

Taking the 2's complement negates the number

decimal	$b_3 b_2 b_1 b_0$	take the 2's complement	b ₃ b ₂ b ₁ b ₀	decimal	
+7	0111	=>	1001	- 7	
+6	0110	⇒	1010	-6	
+5	0101	\Longrightarrow	1011	- 5	
+4	0100	\Longrightarrow	1100	-4	
+3	0011	=>	1101	- 3	
+2	0010	\Longrightarrow	1110	-2	
+1	0001	⇒	1111	-1	
+0	0000	⇒	0000	+0	This is
-8	1000	=>	1000	-8	the only
- 7	1001	\Longrightarrow	0111	+7	exception
-6	1010	=>	0110	+6	
- 5	1011	=>	0101	+5	
-4	1100	\Longrightarrow	0100	+4	
-3	1101	\Longrightarrow	0011	+3	
-2	1110	\Longrightarrow	0010	+2	
-1	1111	⇒	0001	+1	

The number circle for 2's complement



A) Example of 2's complement addition

$$(+5)$$
 $+(+2)$
 $(+7)$
 0101
 $+0010$


$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

B) Example of 2's complement addition

$$\begin{array}{c} (-5) & 1011 \\ + (+2) & + 0010 \\ \hline (-3) & 1101 \end{array}$$


$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

C) Example of 2's complement addition



$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

D) Example of 2's complement addition



2's complement
+7
+6
+5
+4
+3
+2
+1
+0
-8
-7
-6
-5
-4
-3
-2
-1

Naming Ambiguity: 2's Complement

2's complement has two different meanings:

representation for signed integer numbers

 algorithm for computing the 2's complement (regardless of the representation of the number)


Naming Ambiguity: 2's Complement

2's complement has two different meanings:

- representation for signed integer numbers in 2's complement
- algorithm for computing the 2's complement (regardless of the representation of the number)

take the 2's complement

Graphical interpretation of four-bit 2's complement numbers




- (a) The number circle
- (b) Subtracting 2 by adding its 2's complement

Take Home Message

 Subtraction can be performed by simply adding the 2's complement of the second number, regardless of the signs of the two numbers.


 Thus, the same adder circuit can be used to perform both addition and subtraction !!!

Adder/subtractor unit





XOR Tricks

control	у	out
0	0	0
0	1	1
1	0	1
1	1	0





XOR as a repeater






XOR as an inverter






Addition: when control = 0




Addition: when control = 0





[Figure 3.12 from the textbook]


Addition: when control = 0




[Figure 3.12 from the textbook]









[Figure 3.12 from the textbook]

$$\begin{array}{c}
(+7) \\
+(+2) \\
\hline
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
\hline
1 \ 0 \ 0 \ 1
\end{array}$$

$$\begin{array}{ccc} (-7) & + & 1001 \\ + & (+2) & & - & 0010 \\ \hline & & & & 1011 \end{array}$$

$$\begin{array}{ccc}
(+7) \\
+ & (-2) \\
\hline
(+5) & & 1 & 0 & 1 & 1 & 1 \\
& & & 1 & 1 & 1 & 0 \\
\hline
1 & 0 & 1 & 0 & 1 & 1
\end{array}$$

$$\begin{array}{ccc} (-7) & + & 1001 \\ + & (-2) & & 11110 \\ \hline & & & & & \\ \hline \end{array}$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+ \begin{array}{c}
0 1 1 0 0 \\
0 1 1 1 \\
0 0 1 0 \\
1 0 0 1
\end{array}$$

$$\begin{array}{c}
(+7) \\
+ (-2) \\
(+5)
\end{array}
+ \begin{array}{c}
11100 \\
0111 \\
1110
\end{array}$$

Include the carry bits: $c_4 c_3 c_2 c_1 c_0$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
1 \ 0 \ 0 \ 1
\end{array}$$

$$\begin{array}{c}
(+7) \\
+ (-2) \\
(+5)
\end{array}
+ \begin{array}{c}
11100 \\
0111 \\
1110 \\
10101
\end{array}$$

$$\begin{array}{c}
(-7) \\
+ (-2) \\
(-9) \\
\end{array}
+ \begin{array}{c}
10000 \\
1001 \\
1110 \\
10111
\end{array}$$

Include the carry bits: $c_4 c_3 c_2 c_1 c_0$

$$c_{4} = 0$$

$$c_{3} = 1$$

$$(+7)$$

$$+ (+2)$$

$$(+9)$$

$$0 1 1 0 0$$

$$0 1 1 1$$

$$0 0 1 0$$

$$c_4 = 1$$
 $c_3 = 1$

$$(+7)$$

$$+ (-2)$$

$$(+5)$$

$$1 1 1 0 0$$

$$0 1 1 1$$

$$1 1 1 0 0$$

$$0 1 0 1$$

Include the carry bits:
$$c_4 c_3 c_2 c_1 c_0$$

$$\begin{pmatrix} c_4 = 0 \\ c_3 = 1 \end{pmatrix}$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 0 \ 1 \\
0 \ 0 \ 1 \ 0 \\
1 \ 0 \ 0 \ 1
\end{array}$$

$$\begin{array}{c}
1011 \\
\hline
10000 \\
1001
\end{array}$$

$$\begin{array}{c}
c_4 = 1 \\
c_3 = 0
\end{array}$$

 $c_4 = 0$
 $c_3 = 0$

$$c_4 = 1$$
 $c_3 = 1$
 $(+7)$
 $+ (-2)$
 $(+5)$
 11100
 0111
 1110

$$\begin{array}{r}
(-7) \\
+ (-2) \\
(-9) \\
\end{array}
+ \begin{array}{r}
10000 \\
1001 \\
1110 \\
10111
\end{array}$$

$$\begin{pmatrix}
c_4 = 0 \\
c_3 = 1
\end{pmatrix}$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 0 \ 1 \\
0 \ 0 \ 1 \ 0
\end{array}$$

$$\begin{pmatrix}
c_4 = 1 \\
c_3 = 0
\end{pmatrix}$$

 $c_4 = 0$
 $c_3 = 0$

$$c_4 = 1$$
 $c_3 = 1$
 $(+7)$
 $+ (-2)$
 $(+5)$

$$+ \frac{11100}{1110} \\
+ \frac{0111}{110} \\
10101$$

Overflow =
$$c_3 \overline{c}_4 + \overline{c}_3 c_4$$

$$\begin{pmatrix}
 c_4 = 0 \\
 c_3 = 1
 \end{pmatrix}$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
1 \ 0 \ 0 \ 1
\end{array}$$

$$\begin{array}{c}
0 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 \\
1 & 1 & 1 & 0
\end{array}$$

 $c_4 = 0$
 $c_3 = 0$

$$c_4 = 1$$
 $c_3 = 1$
 $(+7)$
 $+ (-2)$
 $(+5)$

Overflow =
$$c_3\overline{c}_4 + \overline{c}_3c_4$$
XOR

Calculating overflow for 4-bit numbers with only three significant bits


Overflow =
$$c_3\overline{c}_4 + \overline{c}_3c_4$$

= $c_3 \oplus c_4$


Calculating overflow for n-bit numbers with only n-1 significant bits

Overflow =
$$c_{n-1} \oplus c_n$$

Detecting Overflow



Detecting Overflow (with one extra XOR)



Another way to look at the overflow issue

Another way to look at the overflow issue

If both numbers that we are adding have the same sign but the sum does not, then we have an overflow.

$$\begin{array}{c}
(+7) \\
+(+2) \\
\hline
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
\hline
1 \ 0 \ 0 \ 1
\end{array}$$

$$\begin{array}{c} (-7) \\ + (+2) \\ \hline (-5) \end{array} + \begin{array}{c} 1001 \\ 0010 \\ \hline 1011 \end{array}$$

$$\begin{array}{c}
(+7) \\
+ (-2) \\
(+5)
\end{array}
+ \begin{array}{c}
0 \ 1 \ 1 \ 1 \\
1 \ 1 \ 0 \ 1
\end{array}$$

$$\begin{array}{ccc} (-7) & + & 1001 \\ + & (-2) & & 11110 \\ \hline & & & & 10111 \end{array}$$

$$\begin{array}{c|cccc}
 & (-7) \\
 & + (+2) \\
\hline
 & (-5) \\
\end{array}
+ \begin{array}{c|cccc}
 & 1 & 0 & 0 & 1 \\
 & 0 & 0 & 1 & 0 \\
\hline
 & 1 & 0 & 1 & 1 \\
\end{array}$$

$$x_3 = 0$$

 $y_3 = 0$
 $s_3 = 1$
 $(+7)$
 $+(+2)$
 $+(+2)$
 $+(+2)$
 $+(+2)$
 $+(+2)$
 $+(+2)$
 $+(+2)$
 $+(-5)$
 $+(-5)$

$$x_{3} = 1$$

$$y_{3} = 0$$

$$x_{3} = 1$$

$$0 \ 0 \ 1 \ 0$$

$$x_{3} = 1$$

$$x_3 = 0$$

 $y_3 = 1$
 $s_3 = 0$
 $x_3 = 1$
 $x_3 = 0$
 $x_3 = 1$
 $x_3 = 0$

$$\begin{array}{ccccc}
 & (-7) & + & 1 & 0 & 0 & 1 \\
 & + & (-2) & & & 1 & 1 & 1 & 0 \\
\hline
 & (-9) & & & & & & & & & & & \\
\end{array}$$

$$x_3 = 1$$

$$y_3 = 1$$

$$s_3 = 0$$

$$x_3 = 0$$

 $y_3 = 0$
 $s_3 = 1$
 $+ (+2)$
 $+ (+2)$
 $+ (+9)$
 $+ (+2)$
 $+ (+2)$
 $+ (+2)$
 $+ (+2)$
 $+ (-5)$
 $+ (-7)$
 $+ (-7)$
 $+ (+2)$
 $+ (-5)$
 $+ (-5)$
 $+ (-5)$
 $+ (-5)$

$$x_3 = 0$$
 $y_3 = 1$
 $s_3 = 0$
 $+ (-2)$
 $(+5)$
 $x_3 = 1$
 (-7)
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 (-9)
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$
 $+ (-9)$

In 2's complement, both +9 and -9 are not representable with 4 bits.

$$x_3 = 0$$

 $y_3 = 1$
 $s_3 = 0$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$
 $+ (-2)$

Overflow occurs only in these two cases.

$$x_3 = 0$$

 $y_3 = 1$
 $s_3 = 0$
 $x_3 = 1$
 $x_3 = 1$
 $y_3 = 1$
 $x_3 = 1$
 $y_3 = 1$
 $y_3 = 1$
 $y_3 = 1$
 $y_3 = 0$
 $y_3 = 1$
 $y_3 = 0$


Overflow =
$$\overline{x}_3 \overline{y}_3 s_3 + x_3 y_3 \overline{s}_3$$

Another way to look at the overflow issue

If both numbers that we are adding have the same sign but the sum does not, then we have an overflow.

Overflow =
$$\overline{x}_3 \overline{y}_3 s_3 + x_3 y_3 \overline{s}_3$$


How long does it take to compute all sum bits and all carry bits?




Can we perform addition even faster?

The goal is to evaluate very fast if the carry from the previous stage will be equal to 0 or 1.

The Full-Adder Circuit



The Full-Adder Circuit




[Figure 3.3c from the textbook]

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$
$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$




$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$
$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$



$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$




$$c_{i+1} = \underbrace{x_i y_i}_{g_i} + \underbrace{(x_i + y_i)}_{p_i} c_i$$




g - generate

p - propagate


$$c_{i+1} = \underbrace{x_i y_i}_{g_i} + \underbrace{(x_i + y_i)}_{p_i} c_i$$



Yet Another Way to Draw It (Just Rotate It)



Now we can Build a Ripple-Carry Adder




$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

[Figure 3.14 from the textbook]

Now we can Build a Ripple-Carry Adder




$$c_1 = g_0 + p_0 c_0$$


$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

[Figure 3.14 from the textbook]

The delay is 5 gates (1+2+2)



n-bit ripple-carry adder: 2n+1 gate delays



$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$g_i \qquad p_i$$

$$c_{i+1} = g_i + p_i c_i$$

$$c_{i+1} = g_i + p_i (g_{i-1} + p_{i-1} c_{i-1})$$


 $= g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$

Carry for the first two stages


$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$


The first two stages of a carry-lookahead adder




It takes 3 gate delays to generate c₁




It takes 3 gate delays to generate c₂




The first two stages of a carry-lookahead adder



It takes 4 gate delays to generate s₁



It takes 4 gate delays to generate s₂



N-bit Carry-Lookahead Adder

- It takes 3 gate delays to generate all carry signals
- It takes 1 more gate delay to generate all sum bits

 Thus, the total delay through an n-bit carry-lookahead adder is only 4 gate delays!

Expanding the Carry Expression

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

$$\cdots$$

$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$

$$+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$$

Expanding the Carry Expression

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$


$$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

$$\cdots$$


$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$
Even this takes $+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$
only 3 gate delays $+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$$

A hierarchical carry-lookahead adder with ripple-carry between blocks



A hierarchical carry-lookahead adder



[Figure 3.17 from the textbook]

$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$

$$+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$$

$$c_8 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3g_2 + p_7p_6p_5p_4p_3p_2g_1 + p_7p_6p_5p_4p_3p_2p_1g_0 + p_7p_6p_5p_4p_3p_2p_1p_0c_0$$

$$c_{8} = g_{7} + p_{7}g_{6} + p_{7}p_{6}g_{5} + p_{7}p_{6}p_{5}g_{4}$$

$$+ p_{7}p_{6}p_{5}p_{4}g_{3} + p_{7}p_{6}p_{5}p_{4}p_{3}g_{2}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}g_{1} + p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}g_{0}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$$

$$c_{8} = g_{7} + p_{7}g_{6} + p_{7}p_{6}g_{5} + p_{7}p_{6}p_{5}g_{4}$$

$$+ p_{7}p_{6}p_{5}p_{4}g_{3} + p_{7}p_{6}p_{5}p_{4}p_{3}g_{2}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}g_{1} + p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}g_{0}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$$

$$c_8 = G_0 + P_0 c_0$$

$$c_8 = G_0 + P_0 c_0$$


$$c_{16} = G_1 + P_1 c_8$$

= $G_1 + P_1 G_0 + P_1 P_0 c_0$

$$c_{24} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$c_{32} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

A hierarchical carry-lookahead adder



[Figure 3.17 from the textbook]

Hierarchical CLA Adder Carry Logic


SECOND LEVEL HIERARCHY

C8 -5 gate delays

C16 – 5 gate delays

C24 – 5 Gate delays

C32 – 5 Gate delays



Block 3

Block 2

Block 1

FIRST LEVEL HIERARCHY

Hierarchical CLA Critical Path


SECOND LEVEL HIERARCHY

Block 3

C9 - 7 gate delays

C17 – 7 gate delays

C25 – 7 Gate delays



FIRST LEVEL HIERARCHY

Total Gate Delay Through a Hierarchical Carry-Lookahead Adder

- Is 8 gates
 - 3 to generate all Gj and Pj
 - +2 to generate c8, c16, c24, and c32
 - +2 to generate internal carries in the blocks
 - +1 to generate the sum bits (one extra XOR)

Questions?

THE END