

Cpr E 281 HW 09 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

Registers and Counters Assigned Date: Eleventh Week Due Date: Nov. 9, 2015

P1. (10 points) Consider a positive-edge triggered master-slave D flip-flop design, similar to the negative-edge triggered design in Fig. 5.9(a) but with the NOT gate in a different location. For the inputs Clock and D given below, draw a timing diagram of the positive-edge triggered flip-flop for Q_m and Q_s . Then briefly explain why this flip-flop design is positive-edge triggered.



P2. (10 points) Draw the wave form of Q for a negative-edge triggered JK flip-flop given the following figure.



P3. (10 points) This question considers the construction of a 64-bit register with transistors. Suppose that the D flip-flops are implemented as shown in Figure 5.9(a) in which the gated D latches are implemented as shown in Figure 5.7(a) in textbook. The NAND gates and NOT gates used are implemented as CMOS circuits as discussed in Appendix B. How many transistors are required to implement a 64-bit register?


Cpr E 281 HW 09 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

Registers and Counters Assigned Date: Eleventh Week Due Date: Nov. 9, 2015

P4. (20 points) Design a 4-bit register with both shift and parallel load features. The inputs of the register include a 2-bit control code X Y, a 4-bit input value I3 I2 I1 I0, and a clock signal. The outputs of the register are the 4 bits Q3 Q2 Q1 Q0 corresponding to the value stored in the register. You are allowed to use any number of D flip-flops, muxes of any size, decoders and encoders of any size, AND gates, OR gates, and NOT gates. (Notice that you do not need all of them.) The operation of the register is defined below:

ΧY	Operation
0 0	Hold the current value stored (i.e., Q3 Q2 Q1 Q0 are not changed)
0 1	Shift right (i.e., new Q3=I3, new Q2=Q3, new Q1=Q2, new Q0=Q1)
10	Shift left (i.e., new Q3=Q2, new Q2=Q1, new Q1=Q0, new Q0=I0)
11	Load new data (i.e., new Q3=I3, new Q2=I2, new Q1=I1, new Q0=I0)

P5. (10 points) The circuit below looks like a counter. What is the counting sequence for this circuit?



P6. (10 points) To construct a register file containing 8 16-bit registers, two input ports and three output ports, we use \mathbf{w} 16-bit registers with parallel load input, \mathbf{x} \mathbf{y} -to-1 \mathbf{z} -bit MUXes, and \mathbf{p} \mathbf{q} -to- \mathbf{r} decoders with enable. Specify the values of \mathbf{w} , \mathbf{x} , \mathbf{y} , \mathbf{z} , \mathbf{p} , \mathbf{q} , and \mathbf{r} .

P7. (15 points) Design a 4-bit asynchronous up/down-counter with Enable using T flip-flops and any combinational circuit devices. The direction of the counter is controlled by a 1-bit signal U. If U=1, the counter will count up. If U=0, the counter will count down. The counting can be enabled/disabled by a 1-bit signal E. If E=1, the counter will count whenever there is a positive clock edge. If E=0, the counter will keep its previous value.

8. (15 points) Design a shifter circuit that can shift a four-bit input vector, W = w3 w2 w1 w0, by one bit-position to the right when the control signal **Right** is equal to 1, and by one bit-position to the left when the control signal **Left** is equal to 1. When **Right** = **Left** = 0, the output of the circuit should be the same as the input vector. Assume that the condition **Right** = **Left** = 1 will never occur.